# TE0726 Zynqberry Demo1

# Table of contents

1 Overview			
<ul> <li>1.1 Key Features</li> <li>1.2 Revision History</li> </ul>			
<ul> <li>1.2 Revision History</li> <li>1.3 Release Notes and K</li> </ul>	now lesues		
	100 133063		
1.4.1 Software			
1.4.2 Hardware Zynq PS Design	Camera Demo.		
■ 1.5.1 Design So	urces	n of this manual and a	thar available
documentation	Sourcest on the versio		
■ 1.5.4 Download			
2 Design Flow			
Kev Features			
<ul> <li>3.1 Programming</li> </ul>			
<ul> <li>Vitis/Vivado 2022.2 Get prebui</li> </ul>	It boot binaries		
<ul> <li>RPI Camera 1.330 2.05PI-B00</li> </ul>	mode		
• HDMI = 3.1.4 JTAG			
• PetaLinux 3.2 Usage			
• 5D • FTH • 3.2.1 Linux			
<ul> <li>4 System Design - Vivado</li> </ul>			
<ul> <li>I2C<sup>o</sup> 4.1 Block Design</li> </ul>			
<ul> <li>QSPI programming the PS internation of the programming of</li></ul>	ces		
4.2.1 Basic mod	ule constraints		
4.2.2 Design spo	ecific constraint		
Revision History			
<ul> <li>5.1 Application</li> </ul>			
Date S.I.I Zynq_ISD	26 Project Built	Authors	Description
■ 5.1.3 u-boot	20		
2024-05 Seftware Des2922 PetaLinux	TE0726-	Mohsen Chamanbaz	
<ul> <li>6.1 Config</li> </ul>	zynqberrydemo1_no		<ul> <li>2022.2 release</li> </ul>
• 6.2 U-Boot	vivado 2022.2-		
6.3 Device Tree	build_9_202401181		
° 6.5 Rootfs	15537.zip		
<ul> <li>6.6 Applications</li> </ul>	TEU726- zvngberrydemo1-		
6.6.1 startup	vivado_2022.2-		
6.6.2 rpicam	build_9_202401181		
■ 6.6.3 webfwu	15537.zip		
2022-02-23 A: Chap2020-Listony and Le	TE0726-	Mohsen Chamanbaz	
<ul> <li>8 Appx: A. Change History and Le</li> <li>8.1 Document Change History</li> </ul>	zynqberrydemo1_no	/John Hartfiel	<ul> <li>add missing</li> </ul>
<ul> <li>8.2 Legal Notices</li> </ul>	vivado 2020 2-		QSPI patch
<ul> <li>8.3 Data Privacy</li> </ul>	build_9_202202231		
<ul> <li>8.4 Document Warranty</li> </ul>	25457 Tip		
	25457.2ip		
<ul> <li>8.5 Limitation of Liability</li> <li>8.6 Convright Nation</li> </ul>	TE0726-		
<ul> <li>8.5 Limitation of Liability</li> <li>8.6 Copyright Notice</li> <li>8.7 Technology Licenses</li> </ul>	TE0726- zynqberrydemo1- vivado 2020.2-		
<ul> <li>8.5 Limitation of Liability</li> <li>8.6 Copyright Notice</li> <li>8.7 Technology Licenses</li> <li>8.8 Environmental Protect</li> </ul>	TE0726- zynqberrydemo1- vivado_2020.2- ti build_9_202202231		

• 9 Table of contents

2021-10-06	2020.2	TE0726- zynqberrydemo1- vivado_2020.2- build_8_202110060 90231.zip TE0726- zynqberrydemo1_no prebuilt- vivado_2020.2- build_8_202110060 90249.zip	Mohsen Chamanbaz	<ul> <li>2020.2 release</li> <li>Audio hardware platform is changed. (Audio formatter, I2S transmitter and I2S receiver)</li> <li>0001-QSPI- s25fl127_8- 2020_2.patch for restart</li> </ul>
2020-04-08	2019.2	TE0726- zynqberrydemo1- vivado_2019.2- build_10_20200408 190958.zip TE0726- zynqberrydemo1_no prebuilt- vivado_2019.2- build_10_20200408 191010.zip	Mohsen Chamanbaz /John Hartfiel	<ul> <li>changes FSBL flash</li> </ul>
2020-03-25	2019.2	TE0726- zynqberrydemo1_no prebuilt- vivado_2019.2- build_8_202003250 81403.zip TE0726- zynqberrydemo1- vivado_2019.2- build_8_202003250 81354.zip	Mohsen Chamanbaz /John Hartfiel	script update
2020-02-20	2019.2	TE0726- zynqberrydemo1_no prebuilt- vivado_2019.2- build_5_202002141 01503.zip TE0726- zynqberrydemo1- vivado_2019.2- build_5_202002141 01453.zip	Mohsen Chamanbaz	<ul> <li>update with Vivado 2019.2</li> </ul>
2019-12-19	2018.3	te0726- zynqberrydemo1_no prebuilt- vivado_2018.3- build_10_20200113 150027.zip te0726- zynqberrydemo1- vivado_2018.3- build_10_20200113 150016.zip	Mohsen Chamanbaz	• update with Vivado 2018.3
2018-11-20	2018.2	te0726- zynqberrydemo1_no prebuilt- vivado_2018.2- build_03_20181120 163954.zip te0726- zynqberrydemo1- vivado_2018.2- build_03_20181120 163939.zip	Oleksandr Kiyenko	<ul> <li>update petalinux with audio config</li> </ul>

2018-11-19 2018.2	te0726- zynqberrydemo1_no prebuilt- vivado_2018.2- build_03_20181119 110154.zip te0726- zynqberrydemo1- vivado_2018.2- build_03_20181119 110059.zip	Oleksandr Kiyenko	• initial release
-------------------	---	-------------------	-------------------

Design Revision History

## **Release Notes and Know Issues**

Issues	Description	Workaround	To be fixed version
Flash Programming failed with 2020.2	Depending on Flash content Flash programming failed with provided fsbl_flash (Xilinx AR# 76051 )2020.x version	<ul> <li>Option1:         <ul> <li>In case Flash is empty, use fsbl_flash on programming GUI</li> <li>In case Flash is programmed use normal fsbl on programming GUI</li> </ul> </li> <li>Option2: use in both case fsbl_flash on programming GUI and Vivado LabTools 2018.3</li> </ul>	
FSBL/ Kernel Vivado 2020.2	Petalinux does not restart after first booting	use 0001-QSPI- s25fl127_8-2020_2.patch from test_board\os\petalinux\pr oject-spec\meta- user\recipes- kernel\linux\linux-xlnx\	
Error message during boot "memory reservation failed"	During boot message "ER ROR: reserving fdt memory region failed (addr=1fc00000 size=400000)" occures.	No workaround Camera is working, picture can be captured with fbgrab function	

Known Issues

# Requirements

### Software

Software	Versio	n Note	
Vitis	2022.2	needed, Vivado is included into Vitis installation	
PetaLinux	2022.2	needed	
Software			

Hardware

#### Basic description of TE Board Part Files is available on TE Board Part Files.

Complete List is available on <design name>/board\_files/\*\_board\_files.csv

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	ЕММС	Others	Notes
<del>te0726-01</del>	01_64MB	REV01	64MB LPDDR2	16MB	NA	NA	not included, user modifications are needed
<del>te0726-03R</del>	r_128MB	REV03, REV02	128MB DDR3L	16MB	NA	NA	not included, user modifications are needed
te0726-03M	m_512MB	REV03, REV02	512MB DDR3L	16MB	NA	NA	
te0726-03- 07S-1C	7s_512MB	REV03, REV02	512MB DDR3L	16MB	NA	NA	
<del>TE0726 03RJ</del>	r_128MB	REV03, REV02	128MB	16MB	NA	NA	not included, user modifications are needed
<del>TE0726-03-</del> <del>41674-Q</del>	r_128MB	REV03, REV02	128MB	16MB	NA	NA	not included, user modifications are needed
<del>TE0726 03-</del> 4 <del>1C74 R</del>	r_128MB	REV03, REV02	128MB	16MB	NA	NA	not included, user modifications are needed
TE0726-03IM	mi_512MB	REV03, REV02	512MB	16MB	NA	NA	
TE0726-03- 11C64-A	7s_512MB	REV03, REV02	512MB	16MB	NA	NA	
TE0726-03- 41I64-A	mi_512MB	REV03, REV02	512MB	16MB	NA	NA	
TE0726-03- 41C64-A	m_512MB	REV03, REV02	512MB	16MB	NA	NA	
TE0726-03- S001	m_512MB	REV03	512MB	16MB	NA	NA	
TE0726-03- S002	m_512MB	REV03	512MB	16MB	NA	NA	
TE0726-04- 41C94-A*	m_512MB	REV04	512MB	16MB	NA	NA	

\*used as reference

#### Hardware Modules

Design supports following carriers:

Carrier Model	Notes
Hardware Car	rier

Additional HW Requirements:

Additional Hardware	Notes
USB Power	Use USB2.0 or higher for power supply via USB
Micro USB Cable	Connect to USB2 or better USB3 Hub for proper power supply over USB
Raspberry Pi Camera Rev 1.3 or Camera Rev 2.1	Beta-implementation of REV2.1(not complette stable)
Monitor	DELL Model Number: U2412Mc
HDMI Cable	

Additional Hardware

## Content

For general structure and of the reference design, see Project Delivery - AMD devices

### **Design Sources**

Туре	Location	Notes
Vivado	<project folder&gt;\block_desi gn <project folder&gt;\constraints <project folder&gt;\ip_lib <project folder&gt;\board_files</project </project </project </project 	Vivado Project will be generated by TE Scripts
Vitis	<project folder&gt;\sw_lib</project 	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLi nux	<project folder&gt;\os\petalinux</project 	PetaLinux template with current configuration

Design sources

### **Additional Sources**

Туре	Location	Notes	
init.sh	<design name="">/misc/init_script</design>	Additional Initialization Script for Linux	
Additional design sources			

### Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File

BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports		Report files in different formats
Hardware-Platform- Specification-Files	*.xsa	Exported Vivado Hardware Specification for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Prebuilt files (only on ZIP with prebult content)

### **Download**

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

• TE0726 "Zynqberry Demo1" Reference Design

## **Design Flow**

A Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- AMD Development Tools#XilinxSoftware-BasicUserGuides
- Vivado Projects TE Reference Design
- Project Delivery.

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "\_create\_win\_setup.cmd" on Windows OS and "\_create\_linux\_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: Proje ct Delivery Currently limitations of functionality

Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools.
 To avoid this issue, use Virtual Drive or the shortest possible names and directory locations
 for the reference design (for example "x:\<project folder>")

1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell:

\_create\_win\_setup.cmd/\_create\_linux\_setup.sh -----Set design paths------- Run Design with: \_create\_win\_setup -- Use Design Path: <absolute project path> ----------TE Reference Design-----\_\_\_\_\_ -- (0) Module selection guide, project creation...prebuilt export... -- (1) Create minimum setup of CMD-Files and exit Batch -- (2) Create maximum setup of CMD-Files and exit Batch -- (3) (internal only) Dev -- (4) (internal only) Prod -- (c) Go to CMD-File Generation (Manual setup) -- (d) Go to Documentation (Web Documentation) -- (g) Install Board Files from Xilinx Board Store (beta) -- (a) Start design with unsupported Vivado Version (beta) -- (x) Exit Batch (nothing is done!) Select (ex.:'0' for module selection guide):

- 2. Press 0 and enter to start "Module Selection Guide"
- 3. Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.
  - (optional for manual changes) Select correct device and Xilinx install path on "design\_basic\_settings.cmd" and create Vivado project with "vivado\_create\_project\_guimode.cmd"



Note: Select correct one, see also Vivado Board Part Flow

4. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder

run on Vivado TCL (Script generates design and export files into "<project

folder>\prebuilt\hardware\<short name>")

TE::hw\_build\_design -export\_prebuilt

(1) Using Vivado GUI is the same, except file export to prebuilt folder.

- 5. Create and configure your PetaLinux project with exported .xsa-file, see PetaLinux KICKstart

   use TE Template from "<project folder>\os\petalinux"
  - use exported .xsa file from "<project folder>/prebuilt/hardware<<short name>" . Note: HW Export from Vivado GUI creates another path as default workspace.
  - The build images are located in the "<plnx-proj-root>/images/linux" directory
  - For 128MB and 64MB only:Netboot Offset must be reduced manually, see Config
- 6. Configure the boot.scr file as needed, see Distro Boot with Boot.scr
- 7. Copy PetaLinux build image files to prebuilt folder
  - Copy u-boot.elf, image.ub and boot.scr from "<plnx-proj-root>/images/linux" to prebuilt folder



<u>/!</u>\

"<project folder>\prebuilt\os\petalinux\<DDR size>" or "<project folder>\preb uilt\os\petalinux\<short name>"

b. Generate Programming Files with Vitis

run on Vivado TCL (Script generates applications and bootable files, which are defined in "test\_board\sw\_lib\apps\_list.csv")

TE::sw\_run\_vitis -all TE::sw\_run\_vitis (optional; Start Vitis from Vivado GUI or start with TE Scripts on Vivado TCL)

TCL scripts generate also platform project, this must be done manually in case GUI is used. See Vitis

8. Generate Programming Files with Petalinux (alternative), see PetaLinux KICKstart

### Launch

### Programming

A Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging

#### Get prebuilt boot binaries

- 1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell
- 2. Press 0 and enter to start "Module Selection Guide"
  - a. Select assembly version
  - b. Validate selection
  - c. Select Create and open delivery binary folder

Note: Folder "<project folder>\\_binaries\_<Article Name>" with subfolder "boot\_<app name>" for different applications will be generated

#### **QSPI-Boot mode**

Option for Boot.bin on QSPI Flash and image.ub and boot.scr on SD or USB.

- 1. Connect **JTAG** and power on the board
- 2. Set the dip switch S1 to ON state. (JTAG only mode)

Note: Dip switch S1 exists only for boards with PCB REV04 or later.

3. Open Vivado Project with "vivado\_open\_existing\_project\_guimode.cmd" or if not created, create with "vivado\_create\_project\_guimode.cmd"

```
run on Vivado TCL (Script programs BOOT.bin on QSPI flash)
```

```
TE::pr_program_flash -swapp u-boot
TE::pr_program_flash -swapp hello_te0726 (optional)
```

- 4. After programming the QSPI set the dip switch S1 to OFF again. (QSPI boot mode)
- 5. Copy image.ub and boot.scr on SD or USB
  - use files from (<project foler>/\_binaries\_<Articel Name>)/boot\_linux from generated binary folder,see: Get prebuilt boot binaries
  - or use prebuilt file location, see <design\_name>/prebuilt/readme\_file\_location.txt
  - Important: Do not copy Boot.bin on SD(is not used see SD note), only other files.
- 6. Copy init.sh on SD-Card
  - location: <design\_name>/misc/sd/
- Insert SD-Card

### SD

Xilinx Zynq devices in CLG225 package do not support SD Card boot directly from ROM bootloader. Use QSPI for primary boot and SD for secondary boot (u-boot)

#### **JTAG**

Not used on this Example.

### Usage

- 1. Prepare HW like described in section Programming
- 2. Connect UART USB (most cases same as JTAG)
- 3. Insert SD Card with image.ub

Starting with Petalinux version 2020.1, the industry standard "Distro-Boot" boot flow for U-Boot was introduced, which significantly expands the possibilities of the boot process and has the primary goal of making booting much more standardised and predictable.

The boot options described above describe the common boot processes for this hardware; other boot options are possible. For more information see Distro Boot with Boot.scr

- 4. Power On PCB
  - 1. Zynq Boot ROM loads FSBL from SD/QSPI into OCM,
  - 2. FSBL init PS, programs PL using the bitstream and loads U-boot from SD into DDR,
  - 3. U-boot loads Linux (image.ub) from SD/QSPI/... into DDR

#### Linux

1. Open Serial Console (e.g. putty)

(i)

- ٠ Speed: 115200
- ٠ Select COM Port



Win OS, see device manager, Linux OS see dmesg |grep tty (UART is \*USB1)

2. Linux Console:

Auto login is activated. Therefore it is not necessary to give username and password.

Note: Wait until Linux boot finished (i)

#### 3. You can use a Linux shell now.

i2cdetect -y -r 5	(check I2C 1 Bus, Bus 05 possible)
udhcpc	(ETH0 check)
lsusb	(USB check)

- 4. Camera stream will be enabled via init.sh script on SD
- 5. Take image from camera (must be enabled with init.sh scripts):
  - a. write image to webserver: fbgrab -d /dev/fb0 /srv/www/camera.png
    b. Display image on host PC: http://<ZynqBerry IP>/camera.png

## System Design - Vivado



### **PS** Interfaces

Activated interfaces:

Туре	Note
DDR	
QSPI	MIO
USB0	MIO, ETH over USB
SD1	MIO
UART1	MIO
I2C1	MIO
GPIO	MIO / EMIO
USB RST	MIO
TTC01	MIO
WDT	EMIO
AXI HP01	

**PS Interfaces** 

## **Constraints**

### **Basic module constraints**

#### \_i\_bitgen\_common.xdc

```
#
#
Common BITGEN related settings for TE0726
#
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]
```

## Design specific constraint

# # #
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [current_design

#### \_i\_te0726.xdc

```
#set_property IOSTANDARD LVCMOS33 [get_ports spdif_tx_o]
#set_property PACKAGE_PIN K15 [get_ports spdif_tx_o]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[*]}]
```

# GPIO Pins # GPIO2 set\_property PACKAGE\_PIN K15 [get\_ports {GPIO\_1\_tri\_io[0]}] # GPIO3 set\_property PACKAGE\_PIN J14 [get\_ports {GPIO\_1\_tri\_io[1]}] # GPI04 set\_property PACKAGE\_PIN H12 [get\_ports {GPIO\_1\_tri\_io[2]}] # GPI05 set\_property PACKAGE\_PIN N14 [get\_ports {GPIO\_1\_tri\_io[3]}] # GPI06 set\_property PACKAGE\_PIN R15 [get\_ports {GPIO\_1\_tri\_io[4]}] # GPI07 set\_property PACKAGE\_PIN L14 [get\_ports {GPIO\_1\_tri\_io[5]}] # GPI08 set\_property PACKAGE\_PIN L15 [get\_ports {GPIO\_1\_tri\_io[6]}] # GPI09 set\_property PACKAGE\_PIN J13 [get\_ports {GPI0\_1\_tri\_io[7]}] # GPI010 set\_property PACKAGE\_PIN H14 [get\_ports {GPIO\_1\_tri\_io[8]}] # GPI011 set\_property PACKAGE\_PIN J15 [get\_ports {GPIO\_1\_tri\_io[9]}] # GPI012 set\_property PACKAGE\_PIN M15 [get\_ports {GPIO\_1\_tri\_io[10]}] # GPI013 set\_property PACKAGE\_PIN R13 [get\_ports {GPIO\_1\_tri\_io[11]}] # GPI016 set\_property PACKAGE\_PIN L13 [get\_ports {GPIO\_1\_tri\_io[12]}] # GPI017 set\_property PACKAGE\_PIN G11 [get\_ports {GPIO\_1\_tri\_io[13]}] # GPI018 set\_property PACKAGE\_PIN H11 [get\_ports {GPIO\_1\_tri\_io[14]}] # GPI019 set\_property PACKAGE\_PIN R12 [get\_ports {GPIO\_1\_tri\_io[15]}] # GPI020 set\_property PACKAGE\_PIN M14 [get\_ports {GPIO\_1\_tri\_io[16]}] # GPI021 set\_property PACKAGE\_PIN P15 [get\_ports {GPI0\_1\_tri\_io[17]}] # GPI022 set\_property PACKAGE\_PIN H13 [get\_ports {GPI0\_1\_tri\_io[18]}] # GPI023 set\_property PACKAGE\_PIN J11 [get\_ports {GPIO\_1\_tri\_io[19]}] # GPI024 set\_property PACKAGE\_PIN K11 [get\_ports {GPIO\_1\_tri\_io[20]}] # GPI025 set\_property PACKAGE\_PIN K13 [get\_ports {GPIO\_1\_tri\_io[21]}] # GPI026 set\_property PACKAGE\_PIN L12 [get\_ports {GPIO\_1\_tri\_io[22]}] # GPI027 set\_property PACKAGE\_PIN G12 [get\_ports {GPIO\_1\_tri\_io[23]}] ## DSI D0 N #set\_property PACKAGE\_PIN F13 [get\_ports {GPI0\_1\_tri\_io[24]}] ## DSI D0 P #set\_property PACKAGE\_PIN F14 [get\_ports {GPIO\_1\_tri\_io[25]}] ## DSI D1 N #set\_property PACKAGE\_PIN F12 [get\_ports {GPIO\_1\_tri\_io[26]}] ## DSI\_D1\_P #set\_property PACKAGE\_PIN E13 [get\_ports {GPIO\_1\_tri\_io[27]}] ## DSI C N #set\_property PACKAGE\_PIN E11 [get\_ports {GPIO\_1\_tri\_io[28]}] ## DSI C P

```
#set_property PACKAGE_PIN E12 [get_ports {GPIO_1_tri_io[29]}]
## CSI D0 N
#set_property PACKAGE_PIN M11 [get_ports {GPIO_1_tri_io[30]}]
## CSI_D0_P
#set_property PACKAGE_PIN M10 [get_ports {GPIO_1_tri_io[31]}]
## CSI_D1_N
#set_property PACKAGE_PIN P14 [get_ports {GPIO_1_tri_io[32]}]
## CSI_D2_P
#set_property PACKAGE_PIN P13 [get_ports {GPI0_1_tri_io[33]}]
## CSI_C_N
#set_property PACKAGE_PIN N12 [get_ports {GPIO_1_tri_io[34]}]
## CSI_C_P
#set_property PACKAGE_PIN N11 [get_ports {GPIO_1_tri_io[35]}]
## PWM_R
##set_property PACKAGE_PIN N8 [get_ports {GPI0_1_tri_i0[36]}]
## PWM_L
##set_property PACKAGE_PIN N7 [get_ports {GPIO_1_tri_io[37]}]
# PWM_R
set_property PACKAGE_PIN N8 [get_ports PWM_R]
# PWM_L
set_property PACKAGE_PIN N7 [get_ports PWM_L]
set_property IOSTANDARD LVCMOS33 [get_ports PWM_*]
```

#### \_i\_hdmi.xdc

set\_property IOSTANDARD TMDS\_33 [get\_ports hdmi\_clk\_p]
set\_property PACKAGE\_PIN R7 [get\_ports hdmi\_clk\_p]
set\_property IOSTANDARD TMDS\_33 [get\_ports {hdmi\_data\_p[\*]}]
set\_property PACKAGE\_PIN P8 [get\_ports {hdmi\_data\_p[0]}]

set\_property PACKAGE\_PIN P10 [get\_ports {hdmi\_data\_p[1]}]
set\_property PACKAGE\_PIN P11 [get\_ports {hdmi\_data\_p[2]}]

#### \_i\_csi.xdc

```
set_property PACKAGE_PIN N11 [get_ports csi_c_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports csi_c_clk_p]
set_property PACKAGE_PIN M9 [get_ports {csi_d_lp_n[0]}]
set_property IOSTANDARD HSUL_12 [get_ports {csi_d_lp_n[0]}]
set_property PACKAGE_PIN N9 [get_ports {csi_d_lp_p[0]}]
set_property IOSTANDARD HSUL_12 [get_ports {csi_d_lp_p[0]}]
set_property PACKAGE_PIN M10 [get_ports {csi_d_p[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_p[0]}]
set_property PACKAGE_PIN P13 [get_ports {csi_d_p[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_p[1]}]
set_property INTERNAL_VREF 0.6 [get_iobanks 34]
set_property PULLDOWN true [get_ports {csi_d_lp_p[0]}]
set_property PULLDOWN true [get_ports {csi_d_lp_n[0]}]
# RPI Camera 1
create_clock -period 6.250 -name csi_clk -add [get_ports csi_c_clk_p]
# RPI Camera 2.1
#create_clock -period 1.875 -name csi_clk -add [get_ports csi_c_clk_p]
```

#### \_i\_timing.xdc

set\_property ASYNC\_REG true [get\_cells {zsys\_i/audio/axi\_i2s\_adi\_0/U0/ctrl /tx sync/out data reg[4]}] set\_property ASYNC\_REG true [get\_cells {zsys\_i/audio/axi\_i2s\_adi\_0/U0/ctrl /SDATA\_0\_reg[0]}] set\_false\_path -from [get\_clocks clk\_fpga\_0] -to [get\_clocks clk\_fpga\_3] set\_false\_path -from [get\_clocks clk\_fpga\_3] -to [get\_clocks clk\_fpga\_0] set\_false\_path -from [get\_pins {zsys\_i/axi\_reg32\_0/U0 /axi\_reg32\_v1\_0\_S\_AXI\_inst/slv\_reg16\_reg[1]/C}] -to [get\_pins zsys\_i /video\_in/axis\_raw\_demosaic\_0/U0/colors\_mode\_i\_reg/D] set\_false\_path -from [get\_pins zsys\_i/video\_in/csi\_to\_axis\_0/U0 /lane\_align\_inst/err\_req\_reg/C] -to [get\_pins zsys\_i/video\_in /csi2\_d\_phy\_rx\_0/U0/clock\_upd\_req\_reg/D] set\_false\_path -from [get\_pins {zsys\_i/video\_in/axi\_vdma\_0/U0 /I\_PRMRY\_DATAMOVER/GEN\_S2MM\_FULL.I\_S2MM\_FULL\_WRAPPER/GEN\_INCLUDE\_REALIGNER. I\_S2MM\_REALIGNER/GEN\_INCLUDE\_SCATTER.I\_S2MM\_SCATTER /sig\_max\_first\_increment\_reg[2]/C}] -to [get\_pins zsys\_i/video\_in /axi\_vdma\_0/U0/I\_PRMRY\_DATAMOVER/GEN\_S2MM\_FULL.I\_S2MM\_FULL\_WRAPPER /GEN\_INCLUDE\_REALIGNER.I\_S2MM\_REALIGNER/GEN\_INCLUDE\_SCATTER.I\_S2MM\_SCATTER /sig\_btt\_eq\_0\_reg/D] set\_false\_path -from [get\_pins {zsys\_i/video\_in/axi\_vdma\_0/U0  $/\texttt{I\_PRMRY\_DATAMOVER/GEN\_S2MM\_FULL.I\_S2MM\_FULL\_WRAPPER/GEN\_INCLUDE\_REALIGNER.}$ I\_S2MM\_REALIGNER/GEN\_INCLUDE\_SCATTER.I\_S2MM\_SCATTER/sig\_btt\_cntr\_dup\_reg[1] /C}] -to [get\_pins zsys\_i/video\_in/axi\_vdma\_0/U0/I\_PRMRY\_DATAMOVER /GEN\_S2MM\_FULL.I\_S2MM\_FULL\_WRAPPER/GEN\_INCLUDE\_REALIGNER.I\_S2MM\_REALIGNER /GEN\_INCLUDE\_SCATTER.I\_S2MM\_SCATTER/sig\_btt\_eq\_0\_reg/D]

## Software Design - Vitis

For SDK project creation, follow instructions from:

Vitis

## Application

SDK Template location: ./sw\_lib/sw\_apps/

### zynq\_fsbl

TE modified 2022.2 FSBL

General:

- Modified Files:main.c, fsbl\_hooks.h/.c (search for 'TE Mod' on source code)
- Add Files: te\_fsbl\_hooks.h/.c(for hooks and board)\n\
- General Changes:
   O Display FSBL Banner and Device ID

Module Specific:

- Add Files: all TE Files start with te\_\*
  - enable VTC and VDMA cores for camera access

### hello\_te0726

Hello TE0726 is a Xilinx Hello World example as endless loop instead of one console output.

### u-boot

U-Boot.elf is generated with PetaLinux. Vitis is used to generate Boot.bin.

## Software Design - PetaLinux

For PetaLinux installation and project creation, follow instructions from:

PetaLinux KICKstart

## Config

Start with petalinux-config or petalinux-config --get-hw-description

Changes:

For 512MB variant:

• No change

For 64MB variant only:

• CONFIG\_SUBSYSTEM\_NETBOOT\_OFFSET = 0x2000000

For 128MB variant only:

• CONFIG\_SUBSYSTEM\_NETBOOT\_OFFSET = 0x4000000

### **U-Boot**

Start with **petalinux-config -c u-boot** Changes:

- CONFIG\_ENV\_IS\_NOWHERE=y
- # CONFIG\_ENV\_IS\_IN\_SPI\_FLASH is not set

### **Device Tree**

```
/include/ "system-conf.dtsi"
/ {
};
/ {
    #address-cells = <1>;
    #size-cells = <1>;
    reserved-memory {
        #address-cells = <1>;
        #size-cells = <1>;
        ranges;
        hdmi_fb_reserved_region@1FC00000 {
            //compatible = "removed-dma-pool";
            compatible = "shared-dma-pool";
           no-map;
           // 512M (M modules)
           reg = <0x1FC00000 0x400000>;
            // 128M (R modules)
            //reg = <0x7C00000 0x400000>;
        };
        // Second framebuffer for direct data streaming from camera to
monitor is not needed.
        //camera_fb_reserved_region@1FC00000 {
        11
            //compatible = "removed-dma-pool";
             compatible = "shared-dma-pool";
        11
        11
            no-map;
        11
            // 512M (M modules)
            reg = <0x1FC00000 0x400000>;
        11
            // 128M (R modules)
        11
             //reg = <0x7800000 0x400000>;
        11
        //};
    };
   hdmi_fb: framebuffer@1FC00000 {
                                             // HDMI out
        compatible = "simple-framebuffer";
        // 512M (M modules)
        reg = <0x1FC00000 (1280 * 720 * 4)>;
                                               // 720p
        // 128M (R modules)
        //reg = <0x7C00000 (1280 * 720 * 4)>;
                                               // 720p
        width = <1280>;
                                                // 720p
                                                // 720p
        height = <720>;
        stride = <(1280 * 4)>;
                                                // 720p
        format = "a8b8g8r8";
```

```
status = "okay";
    };
    //camera_fb: framebuffer@0x1FC00000 {
                                                // CAMERA in
    // compatible = "simple-framebuffer";
    11
         // 512M (M modules)
         reg = <0x1FC00000 (1280 * 720 * 4)>;
                                                  // 720p
    11
         // 128M (R modules)
    11
         //reg = <0x7800000 (1280 * 720 * 4)>; // 720p
    11
    11
         width = <1280>;
                                                  // 720p
                                                  // 720p
    11
         height = <720>;
         stride = <(1280 * 4)>;
                                                  // 720p
    11
    11
         format = "a8b8g8r8";
   //};
    vcc_3V3: fixedregulator@0 {
       compatible = "regulator-fixed";
        regulator-name = "vccaux-supply";
        regulator-min-microvolt = <3300000>;
        regulator-max-microvolt = <3300000>;
        regulator-always-on;
    };
};
&qspi {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
    flash0: flash@0 {
        compatible = "jedec,spi-nor";
        reg = \langle 0x0 \rangle;
        #address-cells = <1>;
        #size-cells = <1>;
        spi-rx-bus-width = <4>;
        spi-tx-bus-width = <4>;
        spi-max-frequency = <50000000>;
        partition@0x00000000 {
           label = "boot";
           reg = <0x0000000 0x00500000>;
        };
        partition@0x00500000 {
           label = "bootenv";
           reg = <0x00500000 0x00020000>;
        };
        partition@0x00520000 {
           label = "kernel";
           reg = <0x00520000 0x00a80000>;
        };
        partition@0x00fa0000 {
           label = "spare";
            reg = <0x00fa0000 0x00000000>;
        };
   };
};
/*
\star We need to disable Linux VDMA driver as VDMA
* already configured in FSBL
```

```
*/
&video_in_axi_vdma_0 {
 status = "disabled";
};
&video_out_axi_vdma_0 {
  status = "disabled";
};
&video_out_v_tc_0 {
   //xilinx-vtc: probe of 43c20000.v_tc failed with error -2
   status = "disabled";
};
&gpio0 {
  interrupt-controller;
   #interrupt-cells = <2>;
};
&i2c1 {
   #address-cells = <1>;
   #size-cells = <0>;
   i2cmux0: i2cmux@70 {
       compatible = "nxp,pca9544";
        #address-cells = <1>;
       #size-cells = <0>;
       reg = <0x70>;
       i2c1@0 {
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <0>;
           id_eeprom@50 {
               compatible = "atmel,24c32";
               reg = <0x50>;
           };
        };
       i2cl@l { // Display Interface Connector
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <1>;
        };
        i2cl@2 { // HDMI Interface Connector
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <2>;
       };
        i2cl@3 { // Camera Interface Connector
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <3>;
       };
   };
};
/{
```

```
usb_phy0: usb_phy@0 {
        compatible = "ulpi-phy";
        #phy-cells = <0>;
        reg = <0xe0002000 0x1000>;
        view-port = <0x0170>;
        drv-vbus;
    };
};
&usb0 {
  usb-phy = <&usb_phy0>;
};
/*
* Sound configuration
*/
/ {
    /* Use S/PDIF transmitter as codec required by simple-audio-card */
    playback_codec: playback-codec {
        compatible = "linux,spdif-dit";
        #sound-dai-cells = <0>;
    };
    /* Use S/PDIF receiver as codec required by simple-audio-card */
    record_codec: record-codec {
        compatible = "linux,spdif-dir";
        #sound-dai-cells = <0>;
    };
    sound {
        #address-cells = <1>;
        #size-cells = <0>;
        simple-audio-card,widgets =
            "Microphone", "In Jack",
            "Line", "Line In Jack",
            "Line", "Line Out Jack",
            "Headphone", "Out Jack";
        simple-audio-card,routing =
            "Out Jack", "te-out",
            "te-in", "In Jack";
        i2s_receiver_0:i2s_receiver@43C10000 {
           compatible = "xlnx,i2s-receiver-1.0";
           clock-names = "s_axi_ctrl_aclk", "aud_mclk", "m_axis_aud_aclk";
           aud_mclk = <4081632>;
          reg = <0x0 0x43C10000 0x0 0x10000>;
           //xlnx,dwidth = <0x18>;
                                                    //I2S Data Width 24
bit
          xlnx,dwidth = <0x10>;
                                                    //I2S Data Width 16 bit
          xlnx,num-channels = <2>;
           xlnx,snd-pcm = <&audio_formatter_0>;
        };
        i2s_transmitter_0:i2s_transmitter@43C20000 {
             compatible = "xlnx,i2s-transmitter-1.0";
             clock-names = "s_axi_ctrl_aclk", "aud_mclk",
"s_axis_aud_aclk";
            aud_mclk = <4081632>;
```

```
reg = <0x0 0x43C20000 0x0 0x10000>;
                                                    //I2S Data Width 24 bit
             //xlnx,dwidth = <0x18>;
             xlnx,dwidth = <0x10>;
                                                    //I2S Data Width 16 bit
             xlnx,num-channels = <2>;
             xlnx,snd-pcm = <&audio_formatter_0>;
        };
        audio_formatter_0:audio_formatter@43C00000 {
            compatible = "xlnx,audio-formatter-1.0";
            interrupt-names = "irq_mm2s", "irq_s2mm";
            reg = <0x0 0x43C00000 0x0 0x1000>;
           xlnx,tx = <&i2s_transmitter_0>;
            xlnx,rx = <&i2s_receiver_0>;
            clock-names = "s_axi_lite_aclk", "m_axis_mm2s_aclk",
"aud_mclk", "s_axis_s2mm_aclk";
           aud_mclk = <12307691>;
        };
        playback_link: simple-audio-card,dai-link@0 {
           reg = <0>;
            format = "i2s";
            bitclock-master = <&p_codec_dai>;
            frame-master = <&p_codec_dai>;
            p_cpu_dai: cpu {
               sound-dai = <&i2s_transmitter_0>;
            };
           p_platform_dai: plat {
               sound-dai = <&audio_formatter_0>;
            };
            p_codec_dai: codec {
                sound-dai = <&playback_codec>;
            };
        };
        record_link: simple-audio-card,dai-link@1 {
           reg = <1>;
            format = "i2s";
            bitclock-master = <&r_codec_dai>;
            frame-master = <&r_codec_dai>;
            r_cpu_dai: cpu {
                sound-dai = <&i2s_receiver_0>;
            };
            r_platform_dai: plat {
                sound-dai = <&audio_formatter_0>;
            };
            r_codec_dai: codec {
               sound-dai = <&record_codec>;
            };
       };
   };
};
/*
```

```
* We need to disable Linux XADC driver to use XADC for audio recording
*/
&adc {
    status = "disabled";
};
```

### **Kernel**

#### Start with petalinux-config -c kernel

Changes:

- CONFIG\_MII=y
- CONFIG\_XILINX\_GMII2RGMII=y ٠
- CONFIG\_USB\_USBNET=y
- CONFIG\_USB\_NET\_AX8817X=y
  CONFIG\_USB\_NET\_AX88179\_178A=y
- CONFIG\_USB\_NET\_CDCETHER=y

- # CONFIG\_USB\_NET\_CDC\_EEM is not set
  CONFIG\_USB\_NET\_CDC\_NCM=y
  # CONFIG\_USB\_NET\_HUAWEI\_CDC\_NCM is not set
- # CONFIG\_USB\_NET\_CDC\_MBIM is not set
  # CONFIG\_USB\_NET\_DM9601 is not set
- # CONFIG\_USB\_NET\_SR9700 is not set ٠
- # CONFIG\_USB\_NET\_SR9800 is not set
  # CONFIG\_USB\_NET\_SMSC75XX is not set
- CONFIG\_USB\_NET\_SMSC95XX=y # CONFIG\_USB\_NET\_GL620A is not set ٠
- CONFIG USB NET NET1080=y •
- •
- # CONFIG\_USB\_NET\_PLUSB is not set # CONFIG\_USB\_NET\_MCS7830 is not set ٠
- # CONFIG\_USB\_NET\_RNDIS\_HOST is not set •
- CONFIG\_USB\_NET\_CDC\_SUBSET\_ENABLE=y CONFIG\_USB\_NET\_CDC\_SUBSET=y
- .
- . # CONFIG\_USB\_ALI\_M5632 is not set
- # CONFIG\_USB\_AN2720 is not set CONFIG\_USB\_BELKIN=y ٠
- CONFIG\_USB\_ARMLINUX=y ٠
- # CONFIG\_USB\_EPSON2888 is not set .
- # CONFIG\_USB\_KC2190 is not set
- ٠
- CONFIG\_USB\_NET\_ZAURUS=y •
- # CONFIG\_USB\_NET\_CX82310\_ETH is not set # CONFIG\_USB\_NET\_KALMIA is not set
- # CONFIG\_USB\_NET\_QMI\_WWAN is not set
- # CONFIG\_USB\_NET\_INT51X1 is not set
- # CONFIG\_USB\_SIERRA\_NET is not set
- # CONFIG\_USB\_VL600 is not set
- # CONFIG\_USB\_NET\_CH9200 is not set
- # CONFIG\_USB\_NET\_AQC111 is not set
- ٠ CONFIG\_FB\_SIMPLE=y
- # CONFIG\_FRAMEBUFFER\_CONSOLE is not set
- CONFIG\_SND\_SIMPLE\_CARD\_UTILS=y ٠
- CONFIG\_SND\_SIMPLE\_CARD=y
  CONFIG\_USBIP\_CORE=y
- # CONFIG\_USBIP\_VHCI\_HCD is not set
- # CONFIG\_USBIP\_HOST is not set
  # CONFIG\_USBIP\_VUDC is not set
  # CONFIG\_USBIP\_DEBUG is not set
- CONFIG\_SND\_SOC\_XILINX\_I2S=y
- CONFIG\_SND\_SOC\_XILINX\_PL\_SND\_CARD=y
- CONFIG\_SND\_SOC\_HDMI\_CODEC=n

- CONFIG\_SND\_PCM\_ELD=y
- CONFIG\_SND\_PCM\_IEC958=n
- CONFIG\_SND\_SOC\_XILINX\_AUDIO\_FORMATTER=y
- CONFIG\_SND\_SOC\_XILINX\_SPDIF=y

### **Rootfs**

Start with petalinux-config -c rootfs

Changes:

- CONFIG\_i2c-tools=y
- CONFIG\_busybox-httpd=y (for web server app)
- CONFIG\_packagegroup-petalinux-utils = y (util-linux,cpufrequtils,bridge-utils,mtd-utils,usbutils, pciutils,canutils,i2c-tools,smartmontools,e2fsprogs)
- CONFIG\_alsa-plugins = y
- CONFIG\_alsa-lib-dev = y
- CONFIG\_libasound = y
- CONFIG\_alsa-conf-base = y
  CONFIG\_alsa-conf = y
- CONFIG\_alsa-utils = y
- CONFIG\_alsa-utils-aplay = y
  CONFIG\_busybox-httpd = y
- CONFIG\_util-linux-mount = y
- CONFIG\_util-linux-umount = y
- CONFIG\_util-linux-mountpoint = y •
- CONFIG\_linux-blkid = y
- CONFIG\_auto-login=y
- CONFIG\_ADD\_EXTRA\_USERS="root:root;petalinux:;"

## **Applications**

#### startup

Script App to load init.sh from SD Card if available.

See: \os\petalinux\project-spec\meta-user\recipes-apps\startup\files

### rpicam

Application used to enable and configure Raspbery Pi camera module

See: \os\petalinux\project-spec\meta-user\recipes-apps\rpicam\files

### webfwu

Webserver application accemble for Zynq access. Need busybox-httpd

See: \os\petalinux\project-spec\meta-user\recipes-apps\webfwu\files

# **Additional Software**

No additional software is needed.

# Appx. A: Change History and Legal Notices

## **Document Change History**

To get content of older revision got to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
			• 2022.2 release
Error	Error	Error	
renderi	renderi	renderi	
ng	ng	ng	
macro	macro	macro	
'page-	'page-	'page-	
info'	info'	info'	
Ambiguo	Ambiguo	Ambiguo	
us	us	us	
method	method	method	
overload	overload	overload	
ing for	ing for	ing for	
method	method	method	
jdk.	jdk.	jdk.	
proxy24	proxy24	proxy24	
1.\$Proxy	1.\$Proxy	1.\$Proxy	
3496#ha	3496#ha	3496#ha	
sConten	sConten	sConten	
tLevelPe	tLevelPe	tLevelPe	
rmission	rmission	rmission	
Cannot	Cannot	Cannot	
resolve	resolve	resolve	
which	which	which	
method	method	method	
to	to	to	
invoke	invoke	invoke	
for [null,	for [null,	for [null,	

class	class	class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.	ce.	ce.
pages.	pages.	pages.
Page]	Page]	Page]
due to	due to	due to
overlapp	overlapp	overlapp
ing	ing	ing
prototyp	prototyp	prototyp
es	es	es
between	between	between
:	:	:
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.user.	ce.user.	ce.user.
Conflue	Conflue	Conflue
nceUser	nceUser	nceUser
, class	, class	, class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.core.	ce.core.	ce.core.
Content	Content	Content
EntityOb	EntityOb	EntityOb

[interfac[interfac[interface com.e com.e com.atlassianatlassianatlassian.useruser.user.User,User,User,classclassclassjava.java.lang.lang.String,String,classclassclassclassclassclassclassclassclassclasscom.com.com.com.confluenconfluenconfluenconfluenconfluenconfluenconfluencontentcontentContentEntityObject]ject]ject]v.27John Hartfiel202-02-23v.26v.26John Hartfiel2020-06-23v.20v.18John Hartfiel	ject]	ject]	ject]	
e com.       e com.       e com.         atlassian       atlassian       atlassian         .user.       .user.       user.         User,       User,       User,         class       class       class         java.       java.       java.         lang.       lang.       lang.         String,       String,       Class         class       class       class         com.       com.       com.         com.       com.       com.         confluen       confluen       confluen         ce.core.       ce.core.       ce.core.         content       Content       Content         EntityOb       ject]       ject]       ject]         2022-02-23       v.27       John Hartfiel       • Add missing design         2021-10-06       v.28       Mohsen Chamanbaz       • 2020.2 release         2020-06-23       v.20       John Hartfiel       • Typo         2020-06-23       v.20       John Hartfiel       • Typo	[interfac	[interfac	[interfac	
atlassianatlassianatlassian.useruseruser.User,User,User,classclassclassjava.java.lang.lang.lang.lang.String,String,classclasscom.com.confluenconfluenconfluenconfluen<	e com.	e com.	e com.	
.useruseruseruser.User,User,User,User,classclassclassjava.java.java.lang.lang.lang.String,String,String,classclassclasscorn.corn.corn.atlassianatlassianatlassianconfluenconfluenconfluence.core.ce.core.ce.core.ContentContentContentEntityObjec1]jec12022-02-23v.27John Hartfiel2021-10-06v.26Mohsen Chamanbazv.26John Hartfiel- Nadd missing design cortext2020-06-23v.20John Hartfiel- Typo2020-04-08v.18John Hartfiel- Typo	atlassian	atlassian	atlassian	
User, classUser, classUser, classUser, classjava. lang.java. lang.java. lang.lang. classlang. classlang. classclassclassclasscom. atlassiancom. com. com. confluen ce.core.confluen ce.core. ce.core.content EntityOb ject]content piect]Content content2022-02-23v.27John Hartfiel- Add missing design content content ject]2022-02-23v.26Mohsen Chamanbaz- 2020.2 release - Audio hardware piatom is changed - S281127_8-2020_2 patch for restart2020-06-23v.20John Hartfiel- Typo2020-04-08v.18John Hartfiel- Typo	.user.	.user.	.user.	
classclassclassclassjava.java.java.lang.lang.lang.String,String,String,classclassclasscom.com.com.atlassianatlassianatlassianconfluenconfluenconfluence.core.ce.core.ce.core.ContentContentContentEntityObject]ject]ject]2022-02-23v.27John Hartfiel• Add missing design content2021-10-06v.26Mohsen Chamanbaz• 2020.2 release • Audio formatter, i2s transmitter and i2s tra	User,	User,	User,	
java.       java.       java.         lang.       lang.       lang.         String,       String,       String,         class       class       class         com.       com.       com.         atlassian       atlassian       atlassian         .       .       .         confluen       confluen       confluen         ce.core.       ce.core.       ce.core.         Content       Content       Content         EntityOb       ject]       ject]       ject]         2022-02-23       v.27       John Hartfiel       • Add missing design content         2022-02-23       v.26       Mohsen Chamanbaz       • 2020.2 release         Audio hardware platform is changed       • Audio hardware platform is changed       • Audio hardware platform is changed         v.26       John Hartfiel       • Typo       2020-06-23       v.20         2020-06-23       v.18       John Hartfiel       • Typo	class	class	class	
lang.lang.lang.lang.String,String,String,String,classclassclasscom.com.com.atlassianatlassianatlassianconfluenconfluenconfluence.core.ce.core.ce.core.ContentContentContentEntityObEntityObject]ject]ject]v.27John Hartfiel* Add missing design content2022-02-23v.27John Hartfiel* 2020.2 release * Audio hardware platform is changed explation for restart2020-06-23v.20John Hartfiel* Typo2020-06-23v.18John Hartfiel* Typo	java.	java.	java.	
String,       String,       String,       Class         class       class       class         com.       com.       com.         atlassian       atlassian       atlassian         .       .       .         confluen       confluen       confluen         ce.core.       ce.core.       ce.core.         Content       Content       Content         EntityOb       EntityOb       ject]       ject]         2022-02-23       v.27       John Hartfiel       • Add missing design content         2021-10-06       v.26       Mohsen Chamanbaz       • 2020.2 release         2020-06-23       v.20       John Hartfiel       • Typo         2020-06-23       v.18       John Hartfiel       • Typo	lang.	lang.	lang.	
class com.class com.class com.atlassianatlassianatlassianconfluenconfluenconfluence.core.ce.core.ce.core.ContentContentContentEntityObEntityObEntityObject]ject]ject].2022-02-23v.27John Hartfiel• Add missing design content2021-10-06v.26Mohsen Chamanbaz• 2020.2 release • Audio hardware platform is changed .2020-06-23v.20John Hartfiel• Typo2020-04-08v.18John Hartfiel• Typo	String,	String,	String,	
com. atlassiancom. atlassiancom. atlassianconfluen ce.core.confluen ce.core.ContentContentEntityOb ject]EntityOb ject]2022-02-23v.272022-02-23v.272021-10-06v.26v.26Mohsen Chamanbaz2020-06-23v.202020-06-23v.182020-04-08v.18	class	class	class	
atlassian       atlassian       atlassian         .       .       .         confluen       confluen       confluen         ce.core.       ce.core.       ce.core.         Content       Content       Content         EntityOb       ject]       ject]       ject]         2022-02-23       v.27       John Hartfiel       • Add missing design content         2021-10-06       v.26       Mohsen Chamanbaz       • 2020.2 release ended.         2020-06-23       v.20       John Hartfiel       • Typo         2020-04-08       v.18       John Hartfiel       • Typo	com.	com.	com.	
.       .       .       .         confluen       confluen       confluen         ce.core.       content       ce.core.         Content       Content       Content         EntityOb       ject]       ject]       ject]         2022-02-23       v.27       John Hartfiel       • Add missing design content         2021-10-06       v.26       Mohsen Chamanbaz       • 2020.2 release         2020-06-23       v.20       John Hartfiel       • Typo         2020-04-08       v.18       John Hartfiel       • Typo	atlassian	atlassian	atlassian	
confluen ce.core.confluen ce.core.confluen ce.core.Content EntityOb ject]Content EntityOb ject]Content EntityOb ject]2022-02-23v.27John Hartfiel2021-10-06v.26Mohsen Chamanbazv.26V.26Mohsen Chamanbaz2020-06-23v.20John Hartfiel2020-06-23v.20John Hartfiel2020-04-08v.18John Hartfiel				
ce.core.ce.core.ce.core.ContentContentContentEntityObject]ject]ject]2022-02-23v.27John Hartfiel• Add missing design content2021-10-06v.26Mohsen Chamanbaz• 2020.2 release • Audio hardware platform is changed • Audio formatter, 12s transmitter and 12s receiver are added. • 0001-CSPI- s25fi1127_8-2020_2. patch for restart2020-06-23v.20John Hartfiel• Typo2020-04-08v.18John Hartfiel• Typo	confluen	confluen	confluen	
Content EntityOb ject]Content EntityOb ject]Content EntityOb ject]2022-02-23v.27John Hartfiel• Add missing design content2021-10-06v.26Mohsen Chamanbaz• 2020.2 release • Audio hardware platform is changed • Audio formatter, i2s transmitter and i2s receiver are added. • 0001-QSPI- s25fi127_8-2020_2. patch for restart2020-06-23v.20John Hartfiel• Typo2020-04-08v.18John Hartfiel• Typo	ce.core.	ce.core.	ce.core.	
EntityOb ject]EntityOb ject]EntityOb ject]2022-02-23v.27John Hartfiel• Add missing design content2021-10-06v.26Mohsen Chamanbaz• 2020.2 release • Audio hardware platform is changed e Add of ormatter, i2s transmitter and i2s receiver are added. • 0001-QSPI- s25ft127_8-2020_2. patch for restart2020-06-23v.20John Hartfiel• Typo	Content	Content	Content	
ject]ject]ject]2022-02-23v.27John Hartfiel• Add missing design content2021-10-06v.26Mohsen Chamanbaz• 2020.2 release • Audio hardware platform is changed • Audio formatter, i2s transmitter and i2s receiver are added. • 0001-QSPI- s25f1127_8-2020_2. patch for restart2020-06-23v.20John Hartfiel• Typo2020-04-08v.18John Hartfiel• Typo	EntityOb	EntityOb	EntityOb	
2022-02-23       v.27       John Hartfiel       • Add missing design content         2021-10-06       v.26       Mohsen Chamanbaz       • 2020.2 release         2021-10-06       v.26       Mohsen Chamanbaz       • 2020.2 release         2020-06-23       v.20       John Hartfiel       • 2020.2 release         2020-04-08       v.20       John Hartfiel       • Typo	ject]	ject]	ject]	
2022-02-23v.27John Hartfiel• Add missing design content2021-10-06v.26Mohsen Chamanbaz• 2020.2 release • Audio hardware platform is changed • Audio formatter, i2s transmitter and i2s receiver are added. • 0001-QSPI- s25f1127_8-2020_2. patch for restart2020-06-23v.20John Hartfiel• Typo2020-04-08v.18John Hartfiel• Typo				
2022-02-23v.27John Hartfiel• Add missing design content2021-10-06v.26Mohsen Chamanbaz• 2020.2 release • Audio hardware platform is changed • Audio formatter, i2s transmitter and i2s receiver are added. • 0001-QSPI- s25fl127_8-2020_2. patch for restart2020-06-23v.20John Hartfiel• Typo2020-04-08v.18John Hartfiel• Typo				
2021-10-06       v.26       Mohsen Chamanbaz       • 2020.2 release         Audio hardware platform is changed       • Audio formatter, i2s transmitter and i2s receiver are added.       • 0001-QSPI-s25fl127_8-2020_2. patch for restart         2020-06-23       v.20       John Hartfiel       • Typo         2020-04-08       v.18       John Hartfiel       • Typo	2022-02-23	v.27	John Hartfiel	<ul> <li>Add missing design content</li> </ul>
2020-06-23         v.20         John Hartfiel         • Typo           2020-04-08         v.18         John Hartfiel         • Typo	2021-10-06	v.26	Mohsen Chamanbaz	<ul> <li>2020.2 release</li> <li>Audio hardware platform is changed.</li> <li>Audio formatter, i2s transmitter and i2s receiver are added.</li> <li>0001-QSPI- s25fi127_8-2020_2. patch for restart</li> </ul>
2020-04-08 v.18 John Hartfiel	2020-06-23	v.20	John Hartfiel	• Туро
Design update     Programming issue     note	2020-04-08	v.18	John Hartfiel	<ul> <li>Design update</li> <li>Programming issue note</li> </ul>
2020-03-25 v.17 John Hartfiel • Script update	2020-03-25	v.17	John Hartfiel	Script update
2020-02-20 v.16 Mohsen Chamanbaz • Vivado 2019.2 release	2020-02-20	v.16	Mohsen Chamanbaz	• Vivado 2019.2 release

2020-01-13	v.13	Mohsen Chamanbaz	• Vivado 2018.3 release
2018-11-27	v.12	John Hartfiel	<ul> <li>update documentation</li> </ul>
2018-11-20	v.11	John Hartfiel	update design files
2018-11-19	v.10	John Hartfiel	• 18.2 release
	ali	Error renderi ng macro 'page- info' Ambiguo us method overload ing for method jdk. proxy24 1.\$Proxy 3496#ha sConten tLevelPe rmission Cannot resolve which method to invoke for [null,	

class java. lang. String, class com. atlassian confluen ce. pages. Page] due to overlapp ing prototyp es between [interfac e com. atlassian confluen ce.user. Conflue nceUser , class java. lang. String, class com. atlassian confluen ce.core. Content EntityOb



Document change history.

### **Legal Notices**

### **Data Privacy**

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

## **Document Warranty**

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

### **Limitation of Liability**

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

## **Copyright Notice**

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

### **Technology Licenses**

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

### **Environmental Protection**

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## **REACH, RoHS and WEEE**

#### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

#### RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

#### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

#### Error rendering macro 'page-info'

Ambiguous method overloading for method jdk. proxy241.\$Proxy3496#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]