

TEBF0808 Getting Started

TEBF0808 with TE080x

Table of contents

Overview

- 1 [TEBF0808 with TE080x](#)

Basic instructions to work with TEBF0808 and TE0808,TE0807 or TE0803.

- 1.1 [Overview](#)

- 1.2 [Power supply](#)

- 1.3 [DIP-Switches and Push Buttons](#)

- 1.4 [LEDs](#)

- 1.5 [UART](#)

- 1.6 [CPLD Firmware](#)

- 1.7 [Reference Designs](#)

- 1.8 [Notes](#)

- 2 [Table of contents](#)



Functionality of buttons, DIP switches, LEDs depends on CPLD Firmware. Following description is only for newest firmware version, which is available on the download area

The image shows a complex electronic circuit board, identified as the TEBF0808 with TE0808. The board is green and features a variety of components. A large black fan is mounted on the left side. A silver heat sink is visible in the center. Numerous integrated circuits, capacitors, and other electronic components are scattered across the board. A red cable is connected to a port on the right. The board has several connectors along its edges, including a large multi-pin connector on the left and a smaller one on the right. A small inset image shows a close-up of the central processing area, highlighting the Xilinx Zynq-7010 SoC and surrounding memory and control chips.

Board Overview

Number	Note		Letter	Note
--------	------	--	--------	------

1	S2- Reset Button		A	P1 - PMOD 3.3V I2C Bus
2	D7 - LED D7 Red (Usage: status) D6 - LED Green (Usage: status)		B	J9 - Audio Enclosure
3	S1 - Power Button		C	J26 - FAN1 12V
4	J25 - Power Jack J25, 2.1mm (optional 12V power input)		D	J17 - I2C (for optional module PLL access)
5	S5 - DIP Switch for Boot Mode and FMCVADJ		E	J6/15 - Firefly - GTH
6	J10 - Enclosure Pin header(Reset and Power Button, HD LED (Usage: status/user) and Power LED (Usage: status/user))		F	J31 - SATA
7	S4 - DIP Switch for CPLD access and power control		G	J21/22 - Firefly - loopback only
8	J12 - XMOD with green dot for Module JTAG and UART, XMOD LED D4 Red used for status information		H	P3 - PMOD 3.3V I2C Bus
9	J28 - XMOD for CPLD,FMC JTAG and Firmware ID over UART (need CPLD Firmware 7 or newer) , XMOD LED D4 Red used for status information		I	J34 - I2C Firefly
10	FPGA Done LED (location varies slightly on different module series)		J	J35 - FAN2 12V
11	J20 - ATX Power Connector (Main 12V and 5V Power supply), recommended power supply connector		K	J11 - PCIe (1x)
12	D1 - SFP LED Red (Usage: status/user)		L	B1 - Battery holder CR1220
13	D8 - SFP LED Green (Usage: status/user)		M	J30 - PJTAG
14	D17 - USB HUB LED Green (Suspend)		N	J29 - CAN (same as J24)
15	D9 - SFP LED Red (Usage: status/user)		O	J5 - FMC HPC
16	D10 - SFP LED Green (Usage: status/user)		P	J19 - FAN3 5V
17	J7 - ETH LED Yellow (Usage: status)		Q	J24 - CAN (same as J29)
18	J7 - ETH LED Green/Orange (Usage: status)		R	J27 - SD

19	D4 - LED Green (Usage: status/user) D5 - LED Red (Usage: status /user)		S	J8 - USB 3.0 (2x) Enclosure
---	---		T	J14 - SFP (2x)
---	---		U	J7 - USB 3.0 (2x), ETH (1x)
---	---		V	J13 - Display port (1x)
---	---		W	P2 - PMOD 3.3V FPG IOs
---	---		W(b)	Bottom side: J16 - microSD

Power supply

Label	Designator	Power	Description
Overview - 11	J20	12V and 5V	Recommended power supply unit is PC power supply unit: DIP S4-4 can be switched OFF with this power supply configuration (CPLD firmware depended)
Overview - 4	J25	12V	Optional single 12V power supply: DIP S4-4 must be switched ON with this power supply

Current depends manly on design and cooling solution. Use Xilinx Power Estimator and/or Your Vivado Project to estimate min current. Minimum of 3A are recommended for basic functionality.

DIP-Switches and Push Buttons

Overview 7	Default	Description
S4-1	OFF	SoC PUDC, ON (low - internal FPGA pull ups enabled), OFF (high - internal FPGA pull ups disabled)
S4-2	OFF	N.C.
S4-3	OFF	JTAGEN ON (CPLD access), OFF (FMC access)
S4-4	ON	Enable on board 5V permanently

DIP Switches S4

Overview 5	Default	Description
S5-1	ON	

S5-2	ON	• ON(1), ON(2) - Default, boot from SD/microSD or SPI Flash if no SD is detected • OFF(1), ON(2) - Boot from eMMC • ON(1), OFF(2) - Boot mode PJTAG0 • OFF(1), OFF(2) - Boot mode main JTAG
S5-3	OFF	User Input to SoC over RGPIO interface
S5-4	OFF	VADJ OFF(1.2V), ON(1.8V)

DIP Switches S5 (CPLD Firmware depended)

Overview 1;3	Default	Description
S2	High	Negative Reset Button, alternative Enclosure over J10-7/J10-5 • Press appr. 1sec for PS Soft Reset (PS_SRST_B)* • Press appr 3 sec for PS POR Reset
S1	High	Negative Power Button, alternative Enclosure over J10-6/J10-8 • Press appr. 1sec for power on/off • Press appr 3 sec force power of without power down sequencing

*Note: PS_SRST_B ignores mode pins and do not reset all registers, see UG1085 table 38-1

Buttons (CPLD Firmware depended)

LEDs

LEDs used different Blink Sequence to indicate all state:

Blink Sequence	Frequency	Note
***** (slow blinking)	~0,7 Hz	continuous blinking, like SFP LEDs or Enclosure HD LED when board is powered down
***** (fast blinking)	~5,8 Hz	continuous blinking, like D6 LED or Enclosure Power LED when board is powered down
*****000	~0,7 Hz, duty cycle 5/8	5 times fast blink with a break
****0000	~0,7 Hz, duty cycle 4/8	4 times fast blink with a break
***00000	~0,7 Hz, duty cycle 3/8	3 times fast blink with a break
**000000	~0,7 Hz, duty cycle 2/8	2 times fast blink with a break
*0000000	~0,7 Hz, duty cycle 1/8	1 times fast blink with a break
ON	---	LED ON
OFF	---	LED OFF

LED Sequencing (CPLD Firmware depended)

Label	Designator	Color	Usage	Description		
Overview - 2	D7	Red	status	Priority	Description	Blink sequencing
				1	PS POR Reset pressed long time (or whole system is powered off)	ON
				2	PS Soft Reset pressed short time	OFF
				3	SD Boot	*0000000
				4	QSPI Boot	**000000
				5	eMMC Boot	***00000
				6	PJTAG Boot	****0000
				7	JTAG Boot	*****000
				8	Error	***** (fast blinking)
Overview - 2	D6	Green	status	Priority	Description	Blink sequencing
				1	Power OFF	***** (fast blinking)
				2	PG_LPD low	****000
				3	PG_FPD low	****0000
				4	PG_PL low	***00000
				5	PG_DDR low or PG_PSGT low or PG_PLL low or PG_GT_L low or PG_GT_R low	**000000
				6	POK_1V8 low or POK_FMC low or perihpery_pg low or (Main Power State Machine Ready and FMC Sanity check low)	*0000000
				7	Main Power State Machine Ready	OFF
				8	ERROR some power failed, see XMOD LEDs	ON
Overview - 6	J10 Power LED	Blue (symbol light bulb)	status /user	Priority	Description	Blink sequencing
				1	power button pressed long time forced power down	***** (fast blinking)
				2	Main Power State Machine Idle and Power of State is off	***** (slow blinking)
				3	power button pressed short time power to power on/off	****000
				4	PS reset button pressed long time	****0000
				5	PS reset button pressed short time	***00000
				6	power down sequencing is running	**000000
				7	whole system hold into reset	*0000000
				8	MIO40	User Defined

Overview - 6	J10 HD LED	Red (symbol drive)	status /user	Priority	Description	Blink sequencing	
				1	PS Init is low	***** (fast blinking)	
				2	PS Error High	****000	
				3	PS Error Status High	****0000	
				4	SOC Done low	***00000	
				5	SC0	User Defined	
Overview - 8	XMOD1 D4	Red	status	Priority	XMOD Button	Description	Blink sequencing
				1	Pressed	power button pressed long time forced power down	***** (fast blinking)
				2	Pressed	Main Power State Machine Idle and Power of State is power down sequencing	****000
				3	Pressed	PS reset button pressed	****0000
				4	Pressed	Power button pressed short time power on/off	***00000
				5	Pressed	Power of State is power down sequencing	**000000
				6	Pressed	System hold into reset	*0000000
				7	Pressed	PS Init low	ON
				1	Unpressed	Problem with other CPLD, FMC is disabled	***** (fast blinking)
				2	Unpressed	Main Power State Machine Wait Ready ON/OFF	****000
				3	Unpressed	Main Power State Machine 3.3V and VADJ ON/OFF	****0000
				4	Unpressed	power not ready (power reset)	**000000
				5	Unpressed	zynq reset	*0000000
				7	Unpressed	PS Init low	ON
				x	Pressed /Unpressed	all fine	OFF
Overview - 9	XMOD2 D4	Red	status /user	Priority	Description	Blink sequencing	
				1	Power On Reset	***** (slow blinking)	
				2	PS Init low	***** (fast blinking)	
				3	SC17	User Defined	
Overview - 12	SFP D1	Red	status /user	Priority	Description	Blink sequencing	
				1	Power On Reset	***** (slow blinking)	
				2	PS Init low	***** (fast blinking)	
				3	RGPIO(0), when RGPIO Enabled over FPGA	User Defined	
4	--	OFF					

Overview - 13	SFP D8	Green	status /user	Priority	Description	Blink sequencing
				1	Power On Reset	***** (slow blinking)
				2	PS Init low	***** (fast blinking)
				3	RGPIO(1), when RGPIO Enabled over FPGA	User Defined
				4	--	OFF
Overview - 14	D17 - USB HUB LED (Suspend)	Green	status	ON, no USB connected, OFF, USB connected		
Overview - 15	SFP D9	Red	status /user	Priority	Description	Blink sequencing
				1	Power On Reset	***** (slow blinking)
				2	PS Init low	***** (fast blinking)
				3	RGPIO(2), when RGPIO Enabled over FPGA	User Defined
				4	--	OFF
Overview - 16	SFP D10	Green	status /user	Priority	Description	Blink sequencing
				1	Power On Reset	***** (slow blinking)
				2	PS Init low	***** (fast blinking)
				3	RGPIO(3), when RGPIO Enabled over FPGA	User Defined
				4	--	OFF
Overview - 17	ETH J7	Yellow	status	Priority	Description	Blink sequencing
				1	Power On Reset	***** (slow blinking)
				2	PS Init low	***** (fast blinking)
				3	ETH PHY LED	(not PHY_LED0)
Overview - 18	ETH J7	Green /Orange	status	Priority	Description	Blink sequencing
				1	Power On Reset	***** (slow blinking)
				2	PS Init low	***** (fast blinking)
				3	ETH PHY LED	(PHY_LED1)

Overview - 19	D4	Green	status /user	Priority	Description	Blink sequencing
				1	1.8V disabled, inter CPLD RGPIO is disabled	***** (fast blinking)
				2	1.8V enabled, inter CPLD RGPIO is disabled	****0000
				3	Power On Reset	****0000
				4	USB Reset	***00000
				5	RGPIO(4), when RGPIO Enabled over FPGA	User Defined
				6	all fine	*0000000
Overview - 19	D5	Red	status /user	Priority	Description	Blink sequencing
				1	1.8V disabled, inter CPLD RGPIO is disabled	***** (fast blinking)
				2	1.8V enabled, inter CPLD RGPIO is disabled	****0000
				3	Power On Reset	****0000
				4	PCie Reset	***00000
				5	RGPIO(4), when RGPIO Enabled over FPGA	User Defined
				6	all fine	*0000000

Carrier LEDs (CPLD Firmware depended)

Label	Designator	Color	Connected to	Description
Overview w - 10	D1	Red	DONE signal (PS Configuration Bank 503)	This LED goes ON when power has been applied to the module and stays ON until MPSoC's programmable logic is configured properly.

Module LEDs

JTAG/UART

There are 2 JTAG programmer on the carrier:

Label	Designator	Description
Overview w - 8	J12	- SoC JTAG/UART over USB, UART Speed depends on design, normally 115200 - XMOD with Xilinx Licence (green dot)
Overview w - 9	J28	- CPLD or FMC JTAG over USB - XMOD without Xilinx Licence - Press Button to see Firmware ID over UART (need CPLD Firmware 7 or newer), UART Speed 115200

DIP Switch on bouth XMOD JTAG adapters must be set like on the following table.

XMOD DIP Switch	Setting
1	ON
2	OFF
3	OFF
4	OFF

XMOD JTAG DIP Switch. Attention: Never changes the default setting


For more information refer to [TE0790 Resources](#).

CPLD Firmware

Firmware Update Instruction and CPLD description are available on [TEBF0808 CPLD Firmware](#). Source code of the firmware is available on the download area of the TEBF0808.

Firmware Versions and some statistics can be displayed over second XMOD:

- Included since CPLD Firmware Update to REV07
- UART Speed is 115200
- Press XMOD Button to see output, otherwise RX/TX are loop backed



CPLD Firmware ID

Type	Description
TE0808-X_CPLD-REV07	CPLD Firmware Version
MP	• Main Power State, Note: Only correct, if 1.8V is powered on • First Number indicates 1.8V Power state(1-ON) • Second Number indicates Main State Machine: ◦ 0:IDLE (Power OFF) ◦ 1:ATX ON/OFF ◦ 2:V5 ON/OFF ◦ 3:Module Power ON/OFF (Different domains over LED visible) ◦ 4:1.8V ON/OFF ◦ 5:Periphery ON/OFF ◦ 6: Wait Ready (Power Ok, SoC on Reset) ◦ 7. Ready (Power/SoC OK)
PIN	• PS Init, when Power Reset released • First Number current PS-INIT (Inverted) • Second Number PSINIT counter
PEE	• PS ERROR, when Power Reset released • First Number current PS-ERROR • Second Number ERROR counter

PES	• PS ERROR Status, when Power Reset released • First Number current PS-ERROR Status • Second Number ERROR Status counter
PSR	• PS Soft Reset(also high, PS Power On Reset is active) • First Number current PS-Soft Reset • Second Number PS-Soft Reset counter
PHR	• PS Power On Reset • First Number current PS- Power On Reset • Second Number PS- Power On Reset counter
POR	• Main Power On Reset • First Number current Main- Power On Reset • Second Number Main Power On Reset counter
USB	• USB Reset • First Number current USB Reset • Second Number USB reset counter
PCI	• PCIe Reset • First Number current PCIe Reset • Second Number PCIe reset counter

CPLD Firmware and Statistic over UART

Reference Designs

Link to different Reference Designs (Descriptions and Download)

- [TE0803 Reference Designs](#)
- [TE0807 Reference Designs](#)
- [TE0808 Reference Designs](#)

It's recommended to use prebuilt Boot.bin and image.ub of newest Starterkit Reference Design for first test. Basic Steps:

1. Power Supply over ATX, optional 12V power jack
2. Download Reference Design
3. Copy Boot.bin and image.ub on SD
4. Connect USB to XMOD with Green Dot
5. Open Putty
6. Set Boot Mode to SD, set DIP S5-1 and S5-2 to ON ([Overview 5](#)) and inserted SD with Design on SD Slot ([Overview R](#))
7. Press Power Button on Enclosure or on Carrier ([Overview 3](#))
8. For more detailed check Reference Design description

Notes

Module and Carrier are also as starter kit available:

- [Starter Kit 803](#)
- [Starter Kit 807](#)
- [Starter Kit 808](#)

Links to all documentation and download resources:

- [TEBF0808 Resources](#)
- [TE0808 Resources](#)
- [TE0807 Resources](#)
- [TE0803 Resources](#)
- [TE0790 Resources](#)