# **TE0720 CPLD archive obsolete description**

#### Table of contents

- 1 Table of contents
- 2 Temporary CPLD Description
  - 2.1 Overview: System Management Controller (SC)
  - 2.2 Custom SC Programming
  - o 2.3 SC B2B Pins
    - 2.3.1 NOSEQ Pin
      - 2.3.1.1 No Sequencing mode
      - 2.3.1.2 Normal mode
      - 2.3.1.3 Normal mode with user function on NOSEQ
  - o 2.4 SC pins to the FPGA
  - o 2.5 Default Mode
  - o 2.6 LED Control Status
  - o 2.7 SC Demystified
  - o 2.8 SC Firmware ver 0.02
    - 2.8.1 Reading MAC Address
    - 2.8.2 SC Registers
- 3 Overview: On-board LEDs
  - o 3.1 LED1 GREEN
  - 3.2 LED2 RED
  - o 3.3 LED3 GREEN (FPGA Done)
  - 3.4 LED Status Codes
- 4 Appx. A: Change History and Legal Notices
  - 4.1 Revision Changes
  - 4.2 Document Change History
  - 4.2 Document Cri
     4.3 Legal Notices
  - 4.4 Data Privacy
  - 4.5 Document Warranty
  - 4.6 Limitation of Liability
  - 4.7 Copyright Notice
  - 4.8 Technology Licenses
  - 4.9 Environmental Protection
  - o 4.10 REACH, RoHS and WEEE

# **Temporary CPLD Description**



This chapter is part if an older description and can be use until the newer one is finished

Please use TE0720 CPLD

# **Overview: System Management Controller (SC)**

A Lattice XO2-1200 CPLD is used as a System Management Controller (referred to as SC in the manual). The SC is responsible for power sequencing, reset generation and Zyng initial configuration (mode pin strapping). Moreover, some on-board ICs are connected to the SC that provides level shifting.

It is possible for the default SC functions and pin functions to be changed. This can be done as a request to Trenz Electronic or it is possible for the user to generate their own designs. Please contact us for details.

The SC wakes up when the 3.3V input power rises above 2.1V (VIN voltage is not needed). The SC can turn on or off all of the other supplies on the module (except in no power sequencing mode when the 1.0V and 1.8 V supplies are forced to start immediately when power is applied to the module).

# **Custom SC Programming**

SC customization is available either by requesting new features or with special agreement by using the users own code. SC code can be updated in the system using the I2C interface. Please contact us for details.

#### SC B2B Pins

SC is connected directly to the following B2B Pins.

Name	Mode	Default function	Alternative	Description
EN1	input, weak pull-up	Power Enable	Ю	High enables the DC-DC converters and on-board supplies. Not used if NOSEQ=1
PGOOD	output, open drain	Power good	SCL or IO	Forced low until all on-board power supplies are working properly. Attention: During CPLD programming, this pins is high impedance
MODE	input, weak pull-up	Boot mode	SDA or IO	Force low for boot from the SD Card. Latched at power on only, not on soft reset!
RESIN	input, weak pull-up	Reset input	Ю	Active Low Reset input, default mapping forces POR_B reset to Zynq PS
NOSEQ	input, weak pull- down	Power sequencing Control	Output	Forces the 1.0V and 1.8V DC-DC converters always ON when high. Can be used as an I/O after boot.
JTAGSEL	input	JTAG Chain select	none, fixed	keep GND or pulled low for FPGA JTAG access.

#### **NOSEQ Pin**

This is a dedicated input that forces the module's 1.0V and 1.8V supplies to be enabled if high. This pin has a weak pull-down on the module. If left open the module will power up in normal power sequencing enabled mode. This pin is 3.3V tolerant. This pin is also connected to the System Management Controller. The SC can read the status of this pin (that is it can detect if the module is in power sequencing enabled mode). The SC can also use this pin as output after normal power on sequence. Please check the SC description for the function. SC rev 0.02 maps Ethernet PHY LED0 to NOSEQ by default (the mapping can be changed by software after boot).

#### No Sequencing mode

If the module is powered from a single 3.3V supply and power sequencing is disabled, then NOSEQ pin should be powered from the main 3.3V input. That is VIN, 3.3Vin and NOSEQ should all be tied together to the input 3.3V power rail. Sequencing mode should not be used if VIN is not 3.3V.

#### Normal mode

For normal operation leave NOSEQ open or pull down with a resistor.


#### Normal mode with user function on NOSEQ

NOSEQ can be used as an output after boot. NOSEQ must be low when 3.3V power is applied to the module. Common usage is an LED connected between NOSEQ and GND.

# SC pins to the FPGA

Schematic net name	Default function	Direction	SC pin	FPGA pin	Description
XCLK	ETH PHY Clock to FPGA	to FPGA	K1	K19	
X1	I2C Clock from FPGA	from FPGA	F1	L16	SCL from EMIO I2Cx
X7	I2C Data from FPGA	from FPGA	M1	N22	SDA from EMIO I2Cx
X5	I2C Data to FPGA	to FPGA	J1	P22	SDA to EMIO I2Cx
X2	ETH PHY LED0	to FPGA	C2	M15	
X4	ETH PHY LED2	to FPGA	D1	P16	
Х3	ETH PHY LED1	to FPGA	B1	N15	RTC, MEMS Interrupt or PHY LED1

X0		-	-	not used on TE0720-02
PUDC			K16	normally not used tied to fixed level by SC



It is recommended to use Vivado IP Core available for 2014.2 and later versions.

# **Default Mode**

At power up the System Management Controller starts with default settings.

Pin/Function	Used as/Mapped to	Notes
ETH PHY LED0	XIO to FPGA	
ETH PHY LED1	XIO to FPGA	
ETH PHY LED2	XIO to FPGA	
ETH PHY CONFIG	Tied logic low	PHY Address set to 0
ETH CLK125MHz	Pass through FPGA B34 SRCC pin	
ETH Clock Enable	Tied logic high	
ETH PHY Reset	Internal RESET	
MIO7	LED1	
MEMS/RTC I2C	XIO to FPGA	
RTC Interrupt	-	
MEMS Interrupt 1	-	
MEMS Interrupt 2	-	
eMMC Reset	Internal RESET	
USB PHY Reset	Internal RESET	
FPGA PUDC	Tied logic low	
FPGA PROG_B	Tied logic high	
Zynq Cascaded JTAG	Enabled (pulled low)	
Zynq boot mode	SPI or SD, depending on bootmode pin	
Zynq SRST	Tied logic high	
Zynq POR	Internal POR/Reset	

PLL	Not used	
LED2	System Status LED	
LED1	MIO7	
NOSEQ Input	NOSEQ at power, LED out after boot	
Power Good 1.5V		
Power Good VTT		
MODE Input		

I2C Address	Function	
0x20	Status reg 1	
0x21	Status reg 2	

# **LED Control Status**

The TE0720 on-board LED devices can be remapped to different functions.

Input port bit	Mapped to
0	Ethernet PHY LED0 output
1	Ethernet PHY LED1 output
2	Ethernet PHY LED2 output
3	PS MIO7
4	Returns RESIN pin level
5	Returns EN1 pin level
6	Returns NOSEQ pin level
7	Returns MODE pin level

LED1 and LED2 function can be changed from the default behaviour using output port bits (3..0)

D3	D2	D1	D0	LED1 function as
0	0	0	0	Default (MIO7)
0	0	0	1	ETH PHY LED0
0	0	1	0	ETH PHY LED1
0	0	1	1	ETH PHY LED2
0	1	0	0	MIO7
0	1	0	1	Undefined
0	1	1	0	OFF
0	1	1	1	ON
1	x	х	x	Undefined

# **SC** Demystified

System Controller (SC for short) was designed to allow ZYNQ PS system to access module special functions as early as possible without reducing the number of MIO pins that are fully user configurable.

This early communication channel is done using MIO52 and MIO53 pins that are used also as Ethernet PHY management interface for the on-board Gigabit PHY.

In order to simplify the boot process and reduce the number of time the PS peripherals need to be configured or re-initialized SC uses the same protocol on MIO52/MIO53 as the Gigabit PHY itself. This means that FSBL Configures all peripherals to their final function, allocating MIO52 as MIO52 as Ethernet MDIO Interface.

SC Controller appears as "Virtual Ethernet PHY" on the MDIO bus of PS Ethernet 0 Interface. This interface is already available when Zynq PL Fabric is not configured.

It would have been possible to use I2C Protocol on MIO52/MIO53 but in such case some multiplexing would be be needed to choose between two protocols, also it would be needed to change the Peripheral mapping after first init by the FSBL.

For use cases where Ethernet PHY on TE0720 is not used at all, it is still possible to configure SC with design that implements I2C Protocol on MIO52 /MIO53 pins.

For most use cases the only need to use this interface is access to MAC Address info, this is normally done by u-boot loader that fetches the MAC Address bytes and sets its environment variables accordingly. Linux image will then also be started so that the MAC Address from EEPROM is used for Ethernet 0 Physical interface.

#### SC Firmware ver 0.02

This is the initial version of the System Controller with only a very limited function set implemented.

System Controller can be accessed as PHY with address 0x1A on the ETH0 Management bus (MIO pins 52, 53). Communication can be established anytime when ETH0 and management interface are enabled also before FPGA PL Fabric is configured. Version check

System Controller Firmware version and some other version info can be read with u-boot command mii info:

```
zyng-uboot> mii info
PHY 0x00: OUI = 0x5043, Model = 0x1D, Rev = 0x01, 100baseT, FDX
PHY 0x1A: OUI = 0x7201, Model = 0x01, Rev = 0x00, 10baseT, HDX
zyng-uboot>
```

PHY at address 0x00 is the ETH0 onboard ethernet PHY Marvell 88E1512.

PHY at address 0x1A is the System Controller. OUI 0x7201 should be decoded as Model TE0720-01. Model 0x01 is Assembly option. Rev 0x00 is the firmware major revision for the System Controller (Rev 0 is the initial version).

#### Bit Decoding

Reg Addr	Bits	u-boot ENV Variable	Description
2	15:0	board	upper bits of SoM Model
3	15:10	board	lower bits of SoM Model
4	15:14	board	FPGA Speed Grade (1, 2 or 3)
4	13:12	board	FPGA Temperature Range (0=Commercial, 1=Extended, 2=Industrial, 3=Automotive)
4	11:8	-	Assembly Variant
4	7:0	scver	SC Firmware Revision Minor number

Customized u-boot reads and decodes the model and assembly variant information and stores in readable format in environment variables.

zynq-uboot> printenv board
board=TE0720-01-2IF
zynq-uboot>

# **Reading MAC Address**

With u-boot command mii read:

```
zynq-uboot> mii read 1a 9-b
addr=1a reg=09 data=0004
addr=1a reg=0a data=A3AC
addr=1a reg=0b data=3911
zynq-uboot>
```

This command will read MAC Address from the System Controller. Note: This only works if the ETH0 interface is enabled and if FSBL has enabled MII Management console on ETH0 Interface. 0004A3 is OUI part, AC3911 is the serialized part (lower bits of MAC address).

Customized u-boot does read MAC Address and stores it in environment variables as required, as a result, proper MAC address is used both in u-boot as also in Linux. Setting up MAC Address for Linux involves dynamic rewrite of FDT, this is done with u-boot script that starts Linux.

# **SC Registers**

Most registers and functions are available via ETH PHY Management interface (MIO pins 52 and 53).

Addr	R/W	Register name	Descripion
0	RO		
1	RO		
2	RO	ID1	Identifier Register 1
3	RO	ID2	Identifier Register 2
4	RO	ID3	Identifier Register 3
5	RW	CR1	Control Register 1: LED's
6	RW	CR2	Control Register 2; XIO Control
7	RW	CR3	Control Register 3; Reset, Interrupt
8	RO	SR1	Status Register
9	RO	MAChi	Highest bytes of primary MAC Address
0xA	RO	MACmi	Middle bytes of primary MAC Address
0xB	RO	MACIo	Lowest bytes of primary MAC Address
0xC	CR4		reserved do not use
0xD	RW	MMD_CR	MMD Control Register
0xE	RW	MMD_AD	MMD Address/Data
0xF	-		reserved do no use
other	-		reserved do not use

### Register CR1

Bit	Description
15:12	-
11:8	Noseq MUX
7:4	LED2 MUX
3:0	LED1 MUX

Value	LED1	LED2	NOSEQ	
Default	MIO7	Mode Blink	PHY_LED0	
0001	PHY_LED0	PHY_LED0	PHY_LED0	
0010	PHY_LED1	PHY_LED1	PHY_LED1	
0011	PHY_LED2	PHY_LED2	PHY_LED2	
0100	MIO7	MIO7	MIO7	
0101	RTC_INT	RTC_INT	RTC_INT	
0110	OFF	OFF	OFF	
0111	ON	ON	ON	
1000	MIO14/MIO15	MIO14/MIO15		REV 05, UART activity
1001	MIO14	MIO15		REV 05
1010				REV 05

#### Register CR2

Bit	Description
15:12	XCLK select
11:8	XIO6 select
7:4	XIO5 select
3:0	XIO4 select

### Signal XIO4

XIO4 select	Signal out value
"0001"	MIO7
"0010"	SHA_IO
"0011"	MAC_IO
"0110"	'Z' (Configured as input)
all others	PHY_LED0

## Signal XIO5

XIO5 select	Signal out value
"0101"	RTC_INT
"0110"	'Z' (Configured as input)
all others	PHY_LED1

#### Signal XIO6

XIO6 select	Signal out value
"0110"	'Z' (Configured as input)
"0111"	INTR
all others	PHY_LED2

#### Signal XCLK

XCLK Select	Signal out value
"0001"	RTC_INT
"0010"	Internal Oscillator Out ~24.18 MHz
all others	125 MHz

#### Signal SHA\_IO

XIO4 select	Signal out value
"0010"	XIO5
all others	'Z' (Configured as input)

#### Signal MAC\_IO

XIO4 Select	Signal out value
"0011"	XIO5
all others	Connected to internal MAC read block

System Controller version 0.02 does not support extended address space - registers 0xD and 0xE are read-write accessible but do not have any function. In feature revision extended address will be used to control SC PLL and other features.

Bit	Description		
0	enable INT1		
1	enable INT2		
2	enable RTC_INT		
3	enable PHY_LED2		
4	OTG_RST		

5	ETH_RST
6	MMC_RST
7	EN_ETH_CLK (not CR3, default enabled)

#### CR3 bit description

Interrupt can be selected instead of PHY\_LED2 on XIO6 pin, by setting CR2 bits 11 downto 8 to "0111"

## Overview: On-board LEDs

There are 3 on-board LEDs, with two of them connected to the System Management Controller and one to the Zynq PL (Done pin).

Name	Color	Connected to:	Default mapping:
LED1	Green	sc	PL MIO[7]
LED2	Red	sc	System Controller Status LED
LED3	Green	Zynq PL	FPGA Done - active low

#### **LED1 GREEN**

Is mapped to MIO7 after power up. After the Zynq PS has booted it can change the mapping of this LED. If SC can not enable power to the Zynq then this LED will remain under SC control. It is available to the user only after the power supplies have stabilized and the POR reset to the Zynq is released.

#### **LED2 RED**

Is used by the SC as global status LED. The SC can show status information on this LED. Vin power is not required.

# **LED3 GREEN (FPGA Done)**

This green LED is connected to the FPGA Done pin which has an active low state. As soon as the Zynq is powered and the 3.3V I/O voltage is enabled, this LED will illuminate. This indicates that the Zynq PL is not configured. Once the Zynq PL has been configured the LED will go off.

During normal operation when the Zynq PL has been configured, the LED can be controlled from the FPGA fabric. Control of the LED in a user design requires the use of Xilinx startup primitive rather than a normal I/O primitive. If the startup primitive is not used then the LED will go off after configuration and remain off irrespectively of the user design. This LED can not be controlled by the SC.



This LED will not operate if the SC can not power on the 3.3V output rail that also powers the 3.3V circuitry on the module.

## **LED Status Codes**

;	#	GLED1	RLED2	GLED3	Status	Description
1		OFF	OFF	ON	Fatal power error	This combination after power up is only possible in no sequencing compatibility mode were 3.3Vout is supplied externally. The 1.0V and 1.8V DC-DC supplies are forced on (NOSEQ=1), and the SC is not able to start (3.3 Vin below 2.1V). This should never happen if the external power supplies are OK.

2	OFF	ON	OFF	VIN missing (or EN1 low)	3.3Vin is present, but the DC-DC supplies are not powered or 3.3Vin is below 3.05V. If the LEDs stay on in this state then 3.3Vout is not turned on, and the Zynq is kept in the POR state.
3	OFF	1/2 Blink Fast 4 Hz	ON	OK	Boot mode selected is SPI Flash. This status remains after boot also if the LED settings are not changed and user is not controlling MIO7 and FPGA is not loaded.
4	OFF	1/2 Blink Slow 1 Hz	ON	OK	Boot mode selected is SD Card. This status remains after boot also if the LED settings are not changed and user is not controlling MIO7 and FPGA is not loaded.
5	MIO7 or user function	Blink or user function	OFF	OK	LED3 goes off when the FPGA is configured. NOTE: The FPGA design can control this LED too using STARTUPE2, so it may remain ON or be flashing when the FPGA is configured.
6	ON	Slow blink 0.5Hz, 1/8 on, 7/8 off	OFF	Powerdo wn	EN1 input to the module is low. If sequencing is enabled in this mode, then all power supplies on the module are OFF.
7	ON	Slow blink 0.5Hz, 1/8 on, 7/8 off	ON		EN1 input to the module is low. Sequencing is disabled module is in reset state.
8	ON	ON	ON	Reset	Powered, RESIN input is active low or Bank B34 Supply Voltage is missing.

If green LED3 does not light up at least for short time at power then there is major problem with power supplies, FPGA core and aux voltages may be missing.

# Appx. A: Change History and Legal Notices

# **Revision Changes**

# **Document Change History**

To get content of older revision got to "Change History" of this page and select older document revision number.

Date	Document Revision	CPLD Firmware Revision	Supported PCB Revision	Authors	Description
					Work in progress
				Error	
				rendering	
				macro	
				'page-	
				info'	
				Ambiguou	

# Error rendering macro 'pageinfo'

Ambiguous method overloading for method jdk. proxy241.\$Proxy3496#hasCon tentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang. String, class com.atlassian. confluence.pages.Page] due to overlapping prototypes between: [interface com. atlassian.confluence.user. ConfluenceUser, class java. lang.String, class com. atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com. atlassian.confluence.core. ContentEntityObject]

# Error rendering macro 'pageinfo'

Ambiguous method overloading for method jdk. proxy241.\$Proxy3496#hasCon tentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang. String, class com.atlassian. confluence.pages.Page] due to overlapping prototypes between: [interface com. atlassian.confluence.user. ConfluenceUser, class java. lang.String, class com. atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com. atlassian.confluence.core.

ContentEntityObject]

s method overloadin g for method jdk. proxy241. \$Proxy349 6#hasCon tentLevelP ermission. Cannot resolve which method to invoke for [null, class java. lang. String, class com. atlassian. confluenc e.pages. Page] due to overlappin prototypes between: [interface com. atlassian. confluenc e.user. Confluenc eUser, class java. lang.

String,

			class com.	
			atlassian.	
			confluenc	
			e.core.	
			ContentEn	
			tityObject]	
			[interface	
			com.	
			atlassian.	
			user.	
			User,	
			class java.	
			lang.	
			String,	
			class com.	
			atlassian.	
			confluenc	
			e.core.	
			ContentEn	
			tityObject]	
			II I	
2019-03-25	v.1	 		Initial release
2019-03-25	v.1	 		Initial release
2019-03-25	v.1	 	Error	Initial release
2019-03-25	v.1	 	Error	Initial release
2019-03-25	v.1	 	rendering	Initial release
2019-03-25	v.1	 	rendering macro	Initial release
2019-03-25	v.1	 	rendering macro 'page-	Initial release
2019-03-25	v.1	 	rendering macro	Initial release
2019-03-25	v.1	 	rendering macro 'page-	Initial release
2019-03-25	v.1	 	rendering macro 'page- info'	Initial release
2019-03-25	v.1	 	rendering macro 'page- info'  Ambiguou	Initial release
2019-03-25	v.1	 	rendering macro 'page- info'  Ambiguou s method	Initial release
2019-03-25	v.1	 	rendering macro 'page- info'  Ambiguou s method overloadin	Initial release
2019-03-25	v.1	 	rendering macro 'page- info'  Ambiguou s method overloadin g for	Initial release
2019-03-25	v.1		rendering macro 'page- info'  Ambiguou s method overloadin g for method	Initial release
2019-03-25	v.1	 	rendering macro 'page- info'  Ambiguou s method overloadin g for method jdk.	Initial release
2019-03-25	v.1		rendering macro 'page- info'  Ambiguou s method overloadin g for method jdk. proxy241.	Initial release
2019-03-25	v.1		rendering macro 'page- info'  Ambiguou s method overloadin g for method jdk. proxy241. \$Proxy349	Initial release

tentLevelP ermission. Cannot resolve which method to invoke for [null, class java. lang. String, class com. atlassian. confluenc e.pages. Page] due to overlappin g prototypes between: [interface com. atlassian. confluenc e.user. Confluenc eUser, class java. lang. String, class com. atlassian. confluenc e.core. ContentEn tityObject] [interface com.

atlassian. user. User, class java.	
User,	
class java.	
lang.	
String,	
class com.	
atlassian.	
confluenc	
e.core.	
ContentEn	
tityObject]	
All	
Error	
rendering	
macro	
'page-	
info'	
Ambiguou	
s method	
overloadin	
g for	
method	
jdk.	
proxy241.	
\$Proxy349	
6#hasCon	
tentLevelP	
ermission.	
Cannot	
resolve	
which	
method to	
invoke for	
[null,	
litui,	

class java. lang. String, class com. atlassian. confluenc e.pages. Page] due to overlappin g prototypes between: [interface com. atlassian. confluenc e.user. Confluenc eUser, class java. lang. String, class com. atlassian. confluenc e.core. ContentEn tityObject] [interface com. atlassian. user. User, class java. lang. String, class com. atlassian.

	confluenc	
	e.core.	
	ContentEn	
	tityObject]	

# **Legal Notices**

# **Data Privacy**

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

## **Document Warranty**

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

# **Limitation of Liability**

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

# **Copyright Notice**

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

# **Technology Licenses**

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

#### **Environmental Protection**

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

# **REACH, RoHS and WEEE**

**REACH** 

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

#### RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

#### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

#### Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy241.\$Proxy3496#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com. atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]