

# TEI0009 RISC-V SCR1 Demo

This project is [Syntacore SCR1 RISC-V](#) based SoC demo for Cyclone 10LP Refkit. The complete project is based on Syntacore SCR1 SDK from github. C10LP Refkit support is added by changes to two subprojects of of Syntacore [scr1-sdk github](#)

Github fork	Description
<a href="https://github.com/micro-FPGA/fpga-sdk-prj">https://github.com/micro-FPGA/fpga-sdk-prj</a>	Quartus project for C10LP Refkit added
<a href="https://github.com/micro-FPGA/sc-bl">https://github.com/micro-FPGA/sc-bl</a>	Syntacore RISC-V bootloader

Build instructions

Clone Syntacore main scr1-sdk github, then fetch both forks and merge, then compile.

Quartus version used 18.1

UART Baudrate 115200