TEI0006 Intel MAX 10

Table Viewontents

TEI0006 firmware for Intel MAX 10 FPGA U18: 10M08SAU169

- 1 Overview
 - 1.1 Feature Summary

Feature Stirmysta Revision and supported PCB Revision 2 Product Specification

- 2 Product Specification

 2.1 Port Description

 JTAG Postingnational Description

 UART routing 2.2.1 JTAG

 LED control 2.2.2 UART

 User IO 2.2.3 LED and user buttons

 Power management Power

 Reset 2.2.5 Reset

 Configuration mode selection

 programming Oscillator SI5345A
- 3 Appx. A: Change History and Legal Notices

o 3.1 Revision Changes Firmware Revision and supported PCB Revision o 3.3 Legal Notices

See Document & Harder History 3.5 Document Warranty 3.6 Limitation of Liability 3.7 Copyright Notice Product 3 Specification 3.9 Environmental Protection 3.10 REACH, RoHS and WEEE

- 4 Table of contents

Port Description

Name / opt. VHD Name	Direction	Pin	Pullup/Down	Bank Power	Description
AIN		D2	-	3.3V	B2B connector J2- 115 / currently_not _used
AIN0		D1		3.3V	B2B connector J2- 116 / currently_not _used
AIN1		F1		3.3V	B2B connector J2- 117 / currently_not _used
AIN2		E1		3.3V	B2B connector J2- 121 / currently_not _used
AIN3		E4		3.3V	B2B connector J2- 118 / currently_not _used
AIN4		C2		3.3V	B2B connector J2- 128 / currently_not _used
AIN5		E3		3.3V	B2B connector J2- 123 / currently_not _used

AIN6		C1	 3.3V	B2B connector J2- 122 / currently_not _used
AIN7		B1	 3.3V	B2B connector J2- 130 / currently_not _used
CONF_DONE	in	N7	 1.8VIO	Configuration done pin, Intel Cyclone 10 GX
DATA0	in	N5	 1.8VIO	Intel Cyclone 10 GX LED_FP_4
DCLK	in	M4	 1.8VIO	Dedicated configuration clock pin, Intel Cyclone 10 GX / currently_n ot_used
DEV_CLRN	out	J5	 1.8VIO	used as I/O, Intel Cyclone 10 GX B2B J2-154 (TEIB0006 LED2)
DIS_GROUP1	out	K12	 3.3V	Fast Discharging
DIS_GROUP2	out	K10	 3.3V	Fast Discharging
DIS_GROUP3	out	J9	 3.3V	Fast Discharging
DIS_GROUP4	out	J12	 3.3V	Fast Discharging
EN_0V9	out	E9	 3.3V	Power enable signal 0.9V
EN_0V95	out	J10	 3.3V	Power enable signal 0.95V
EN_1V8	out	D9	 3.3V	Power enable signal 1.8V
EN_1V8VIO	out	L12	 3.3V	Power enable signal 1.8VIO
EN_1V35	out	D12	 3.3V	Power enable signal 1.35V
EN_VTT	out	C11	 3.3V	Power enable signal VTT
ETH1_CLK125	out	N3	 1.8VIO	currently_not_used
ETH1_RXDV	out	J2	 1.8VIO	currently_not_used
F_TCK	out	N2	 1.8VIO	JTAG, Intel Cyclone 10 GX
F_TDI	out	M2	 1.8VIO	JTAG, Intel Cyclone 10 GX
F_TDO	in	M3	 1.8VIO	JTAG, Intel Cyclone 10 GX
F_TMS	out	K1	 1.8VIO	JTAG, Intel Cyclone 10 GX
I2C1_SCL	inout	D11	 3.3V	currently_not_used
I2C1_SDA	inout	C13	 3.3V	currently_not_used
I2C_18_RST	out	H6	 1.8VIO	currently_not_used
I2C_SCL	inout	K2	 1.8VIO	Clock signal for I2C interface

I2C_SDA	inout	L2	 1.8VIO	Data signal for I2C interface
INIT_DONE	out	L4	 1.8VIO	used as I/O, Intel Cyclone 10 GX B2B J2-154 (TEIB0006 USER_BTN2)
LED_FP_1	out	B13	 3.3V	red led D1, status led
LED_FP_2	out	B11	 3.3V	user defined, green led D2
LED_FP_3	out	A12	 3.3V	user defined, green led D3
LED_FP_4	out	B12	 3.3V	user defined, green led D4
M10_CLK	in	G9	 3.3V	Clock input signal, 25 MHz
M10_IO1	out	K5	 1.8VIO	UART Intel Cyclone 10 GX
M10_IO2	in	N6	 1.8VIO	UART Intel Cyclone 10 GX
M10_IO3	in	J6	 1.8VIO	Intel Cyclone 10 GX LED_FP_2
M10_IO4	in	K6	 1.8VIO	Intel Cyclone 10 GX LED_FP_3
MAX_IO1	out	E8	 3.3V	B2B connector J2- 134 / currently_not _used
MAX_IO2	out	A4	 3.3V	B2B connector J2- 136 / currently_not _used
MAX_IO3	out	D8	 3.3V	B2B connector J2- 140 / currently_not _used
MAX_IO4	in	B4	 3.3V	B2B connector J2- 142 / currently_not _used
MAX_IO5	out	A6	 3.3V	B2B connector J2- 146 / Led "LED1" from carrier board TEIB0006
MAX_IO6	out	A3	 3.3V	B2B connector J2- 148 / Led "LED2" from carrier board TEIB0006
MAX_IO7	in	C9	 3.3V	B2B connector J2- 152 / User button "USER_BTN1" from carrier board TEIB0006
MAX_IO8	in	В3	 3.3V	B2B connector J2- 154 / User button "USER_BTN2" from carrier board TEIB0006
MAX_IO9	out	E6	 3.3V	B2B connector J2- 127 / currently_not _used

MAX_IO10	out	D6		3.3V	B2B connector J2- 129 / currently_not _used
MAX_IO11	out	B5	-	3.3V	B2B connector J2- 133 / currently_not _used
MAX_IO12	out	В6		3.3V	B2B connector J2- 135 / currently_not _used
MAX_IO13	out	A7		3.3V	B2B connector J2- 139 / currently_not _used
MAX_IO14	out	A8		3.3V	B2B connector J2- 141 / currently_not _used
MAX_IO15	out	A9		3.3V	B2B connector J2- 145 / currently_not _used
MAX_IO16	in	B2		3.3V	B2B connector J2- 98 / currently_not_ used
MAX_IO17	out	A10		3.3V	B2B connector J2- 151 / UART TEIB0006
MAX_IO18	in	B10		3.3V	B2B connector J2- 153 / UART TEIB0006
MAX_IO19	out	A11		3.3V	B2B connector J2- 74 / Power enable signal 3.3V for carrier board TEIB0006 EN_3V3MB
MAX_IO20	in	C10	Pullup	3.3V	B2B connector J2- 76 / Power good signal 3.3V for carrier board TEIB0006 PG_MB_3.3V
MAX_IO22	in	A5	Pullup	3.3V	B2B connector J2- 82 / Power good signal 1.8V for carrier board TEIB0006 PG_MB_1.8V
MAX_IO23	out	H9	-	3.3V	B2B connector J2- 86 / Power enable signal 1.8V for carrier board TEIB0006 EN_1V8MB
MAX_IO25	in	H13		3.3V	B2B connector J2- 92 / currently_not_ used
MAX_IO26	out	H8		3.3V	B2B connector J2- 94 / currently_not_ used
MSEL0	out	M7		1.8VIO	configuration mode selection, Intel Cyclone 10 GX

MSEL1	out	M9		1.8VIO	configuration mode selection, Intel Cyclone 10 GX
NCONFIG	out	M8		1.8VIO	FPGA configuration pin, Intel Cyclone 10 GX
NSTATUS	in	M5		1.8VIO	FPGA configuration pin, Intel Cyclone 10 GX
PG_0V9	in	E10		3.3V	Power Good signal 0.9V, U4
PG_0V95	in	H10		3.3V	Power Good signal 0.95V, U7
PG_1V8	in	F8		3.3V	Power Good signal 1.8V, U5
PG_1V8VIO	in	K11		3.3V	Power Good signal 1.8VIO, U6
PG_1V35	in	E12		3.3V	Power Good signal 1.35V, U8
PG_VADJ	in	G10		3.3V	Power Good signal VADJ, U11
PHY1_33LED1	out	F10	-	3.3V	B2B connector J2- 67 / green led from RJ45-connector on carrier board TEIB0006
PHY1_33LED2	out	F9	-	3.3V	B2B connector J2- 69 / yellow led from RJ45- connector on carrier board TEIB0006
PHY1_LED1	in	J1		1.8VIO	led output pin from ethernet phy U2
PHY1_LED2	in	H5		1.8VIO	led output pin from ethernet phy U2
PLL_RST	out	L3		1.8VIO	Device reset for porgrammable oscillator SI5345A, U14
тск	in	G2		3.3V	B2B connector J2- 157 / JTAG
TDI	in	F5		3.3V	B2B connector J2- 159 / JTAG
TDO	out	F6		3.3V	B2B connector J2- 158 / JTAG
TMS	in	G1		3.3V	B2B connector J2- 160 / JTAG
VADJ_EN	out	C12		3.3V	Power enable signal VADJ
VADJ_VS0	out	F12		3.3V	Voltage selection signal VADJ
VADJ_VS1	out	E13		3.3V	Voltage selection signal VADJ

Functional Description

JTAG

JTAG access to TEI0006 SoM is only through B2B connector J2 available. The JTAG signals are routed directly from B2B connector through Intel MAX 10 to Intel Cyclone 10 GX.

Access between Intel MAX 10 and Intel Cyclone 10 GX can be selected via the JTAGEN pin. The JTAGEN pin is already pulled up to 3.3V for access to Intel MAX 10. For access to Intel Cyclone 10 GX the JTAGEN pin has to pulled down to GND on B2B connector J2-105.

With carrier board TEIB0006:

DIP-Switch S1-1	JTAG selection
OFF	Intel MAX 10
ON	Intel Cyclone 10 GX

UART

UART signals are routed directly from B2B connector through Intel MAX 10 to Intel Cyclone 10 GX.

B2B	MAX 10	Cyclone 10 GX
J2-153	MAX_IO18	M10_IO1
J2-151	MAX_IO17	M10_IO2

LED and user buttons

The LED1 (B2B connector J2-146) on the TEIB0006 is connected to the user button USER_BTN1 (B2B connector J2-152) and NCONFIG pin. For the other LEDs and user buttons of the TEIB0006 see the table below:

TEIB0006	B2B	MAX10	Cyclone 10 GX	
Signal	Pin location	Signal	Signal	Pin location
USER_BTN1	J2-152	MAX_IO7	NCONFIG	
USER_BTN2	J2-154	MAX_IO8	INIT_DONE	AA13
LED2	J2-148	MAX_IO6	DEV_CLRN	AC12

The LED 'LED_FP_1' is used as status led:

Blink sequence	Condition	Description
*0000000	NCONFIG=0	Cyclone 10 GX is in reset state
**000000	NSTATUS=0	Cyclone 10 GX: Error during configuration
***0000		Power sequencer error
****0000		PLL configuration error
ON	CONF_DONE=0	Cyclone 10 GX is not configured

The following LEDs on the TEI0006 module can be controlled directly by the Cyclone 10 GX:

Cycl	one 10 GX		MAX10
Signal Pin location			LED
M10_IO3	AC13		LED_FP_2
M10_IO4	AB13		LED_FP_3
DATA0	DATA0 AE10		LED_FP_4

The signals for the Ethernet LEDs are routed through the MAX10 as follows:

PHY1_LED1 B2B connector J2-67 / PHY1_33LED1

PHY1_LED2 B2B connector J2-69 / PHY1_33LED2

Power

All power regulators are controlled by the power sequencer core. It enables and discharges the power regulators and monitors the power good signals.

The power-up sequence corresponds to Intel's recommendations and is shown in the table below:

Power Group	Power enable	Power good	Notes
0	EN_0V9	PG_0V9	
1	EN_0V95	PG_0V95	
2	EN_1V8	PG_1V8	
	EN_1V8VIO	PG_1V8VIO	
	EN_1V35	PG_1V35	
	EN_VTT		
	VADJ_EN	PG_VADJ	1.8V (default)
	MAX_IO19	MAX_IO20	B2B J2-74/J2-76 / Signals for 3.3V on carrier board TEIB0006 EN_3V3MB /PG_MB_3.3V
	MAX_IO23	MAX_IO22	B2B J2-86/J2-82 / Signals for 1.8V on carrier board TEIB0006 EN_1V8MB /PG_MB_1.8V (required for VCCIO voltage at Bank 2J/2K)

The voltages for Bank 2K (VCCIO2K) and Bank 2J (VCCIO2J) are supplied externally via the B2B connectors (J1-53/53 and J2-29/30).

Output voltage VADJ of power regulator U11 is set to 1.8V via VADJ_VS0 and VADJ_VS1 pin. Possible selectable voltages are 1.8V, 2.5V and 3.0V.

Reset

The PLL_RST for the programmable Oscillator SI5345A is set to logical one.

Configuration mode selection

The Configuration mode is set to AS/Fast with the MSEL0 and MSEL1 pins.

Programmable Oscillator SI5345A

The volatile memory of the programmable Oscillator SI5345A is configured via I2C interface with following clock frequencies:

PLL out	Mode	Frequency	I/O Standard
OUT0	enabled	100 MHz	LVDS
OUT1	enabled	100 MHz	LVDS
OUT2	enabled	100 MHz	LVCMOS
OUT3	unused		
OUT4	unused		
OUT5	enabled	200 MHz	LVDS
OUT6	enabled	100 MHz	LVDS
OUT7	enabled	125 MHz	LVDS
OUT8	unused		
OUT9	unused		

Appx. A: Change History and Legal Notices

Revision Changes

- REV03 to REV04
 - o add status LED
 - $^{\circ}~$ rework LED connection to Cyclone 10 GX
 - $^{\circ}\;$ add external power good signals to power sequencer
 - o change configuration mode from AS/Standard to AS/Fast
 - o remove SI5345A outputs OUT8 and OUT9
- REV02 to REV03
 - o add Power Sequencer Core
 - o programm Oscillator SI5345A via I2C interface
- REV01 to REV02
 - o add VADJ configuration for power regulator U11

Document Change History

To get content of older revision got to "Change History" of this page and select older document revision number.

Date	Document Revision	CPLD Firmware Revision	Supported PCB Revision	Authors	Description
		REV04	REV04		Firmware REV04 release

Er	Er			Er	
ro	ro			ro	
r	r			r	
re	re			re	
n	n			n	
d	d			d	
er	er			er	
in	in			in	
g	g			g	
m	m			m	
ac	ас			ac	
ro	ro			ro	
'p	'p			'p	
a	a			a	
g	g			g	
e-	e-			e-	
in	in			in	
fo'	fo'			fo'	
А	A			А	
m	m			m	
bi	bi			bi	
gu	gu			gu	
ou	ou			ou	
s	s			s	
m	m			m	
et	et			et	
ho	ho			ho	
d	d			d	
ov	ov			ov	
erl	erl			erl	
oa	oa			oa	
di	di			di	
ng	ng			ng	
fo	fo			fo	
r	r			r	
m	m			m	
et	et			et	
ho	ho			ho	
d	d			d	
I I	П	ı I	I		[]

jd	jd		jd	
k.	k.		k.	
pr	pr		pr	
ox	ox		ох	
y2	у2		у2	
79	79		79	
.\$.\$.\$	
Pr	Pr		Pr	
ox	ox		ох	
y4	y4		у4	
02	02		02	
2#	2#		2#	
ha	ha		ha	
s	s		s	
С	С		С	
on	on		on	
te	te		te	
nt	nt		nt	
Le	Le		Le	
ve	ve		ve	
IP	IP		IP	
er	er		er	
mi	mi		mi	
ss	ss		ss	
io	io		io	
n.	n.		n.	
С	С		С	
an	an		an	
no	no		no	
t	t		t	
re	re		re	
so	so		SO	
lv	lv		lv	
е	е		е	
w	w		w	
hi	hi		hi	
ch	ch		ch	
m	m		m	
et	et		et	

TO	ho	ho		ho	
in in vo vo ke ke to fo	d	d		d	
vo ke ke ke fo fo r </th <th>to</th> <th>to</th> <th></th> <th>to</th> <th></th>	to	to		to	
ke ke fo fo r r [n [n ull ull . . cl cl as as s s ja ja va va . . la la ng ng . . St St nin nin g cl cl cl as as s s co co m m ad as as as s s co co m m n m n m n m n m n m n m n m	in	in		in	
fo	vo	vo		vo	
r r r r r r r r r r	ke	ke		ke	
In	fo	fo		fo	
uil uil , , cl cl as as s s ja ja va va . . la la ng ng ng ng . . St St rin rin g. cl cl cl cl cl dl as s s co co m m atl atl am an . . co co ntl ntl ue ue nc e	r	r		r	
	[n	[n		[n	
	ull	ull		ull	
as s s s s s s s s s s s s s s s s s s	,	,		,	
s s ja ja va va . . la la ng ng . . St St rin rin g. g. cl cl as as s s co co m. m. atl atl as si si si si si si si an an . . co co nfl nfl ue nc e. e.	cl	cl		cl	
ja ja ja va	as	as		as	
va va . .	s	s		s	
	ja	ja		ja	
Ia	va	va		va	
ng ng . . St St rin rin g, g, cl cl as as s s co co m. m. atl atl as as si si an an . . co co nfl nfl ue ue nc e					
	la	la		la	
St St rin rin g. g. cl cl as as s s co co m. m. atl atl as as si si an an co co rin nfl ue ue nc nc e. e.	ng	ng		ng	
rin rin g, g, cl cl as as s s co co m. m. atl atl as as si si an an . . co co nfl nfl ue ue nc e					
g. g. cl cl as as s s co co m. m. att att as as si si an an . . co co nfl nfl ue ue nc nc e. e.	St	St		St	
cl cl as as s s co co m. m. atl atl as as si si an an co co nfl nfl ue ue nc nc e. e.	rin	rin		rin	
as s s s s co co co co m. m. m. attl attl as s si as si an an an	g,	g,		g,	
s s co co m. m. atl atl as as si si an an . . co co nfl nfl ue ue nc nc e. e.	cl	cl		cl	
co co m. m. atl atl as as si si an an . . co co nfl nfl ue nc nc e.	as	as		as	
m. m. m. atl atl atl as as si si an an	s	s		s	
atl atl atl as as as si si si an an	со	со		со	
as as si si an an . . co co nfl nfl ue ue nc nc e. e.	m.	m.		m.	
si si an an . . co co nfl nfl ue ue nc nc e. e.	atl	atl		atl	
an an an	as	as		as	
	si	si		si	
co co nfl nfl ue ue nc nc e. e.	an	an		an	
nfl nfl ue ue ue nc nc e. e.					
ue ue ue nc nc nc e. e.		со			
nc nc nc e. e.	nfl	nfl		nfl	
e. e.	ue	ue		ue	
	nc	nc		nc	
pa pa pa	e.	e.		e.	
	ра	ра		ра	

ge	ge		ge		
s.	s.		s.		
Р	Р		Р		
ag	ag		ag		
e]	e]		e]		
du	du		du		
е	е		e		
to	to		to		
ov	ov		ov		
erl	erl		erl		
ар	ар		ар		
pi	pi		pi		
ng	ng		ng		
pr	pr		pr		
ot	ot		ot		
ot	ot		ot		
ур	ур		ур		
es	es		es		
be	be		be		
tw	tw		tw		
ee	ee		ee		
n:	n:		n:		
[in	[in		[in		
te	te		te		
rf	rf		rf		
ac	ac		ac		
е	е		е		
со	со		со		
m.	m.		m.		
atl	atl		atl		
as si	as si		as si		
an	an		an		
co	co		co		
nfl	nfl		nfl		
ue	ue		ue		
nc	nc		nc		
е.	e.		е.		
			-		
			. '	1	1

	us	us			us		
	er	er			er		
	С	С			С		
	on	on			on		
	flu	flu			flu		
	en	en			en		
	ce	се			ce		
	U	U			U		
	se	se			se		
	r,	r,			r,		
	cl	cl			cl		
	as	as			as		
	s	s			s		
	ja	ja			ja		
	va	va			va		
	la	la			la		
	ng	ng			ng		
	St	St			St		
	rin	rin			rin		
	g,	g,			g,		
	cl	cl			cl		
	as	as			as		
	s	s			s		
	со	со			со		
	m.	m.			m.		
	atl	atl			atl		
	as	as			as		
	si	si			si		
	an	an			an		
	co	CO			CO		
	nfl	nfl			nfl		
	ue	ue			ue		
	nc	nc			nc		
	e.	e.			e.		
	со	со			со		
1	ı II	II I	1	1	1	I	I

re	re		re	
С	С		С	
on	on		on	
te	te		te	
nt	nt		nt	
E	E		E	
nti	nti		nti	
ty	ty		ty	
0	0		0	
bj	bj		bj	
ec	ec		ec	
t]	t]		t]	
[in	[in		[in	
te	te		te	
rf	rf		rf	
ac	ac		ac	
е	е		е	
со	со		со	
m.	m.		m.	
atl	atl		atl	
as	as		as	
si	si		si	
an	an		an	
us	us		us	
er	er		er	
U	U		U	
se	se		se	
r,	r,		r,	
cl	cl		cl	
as	as		as	
s	s		s	
ja	ja		ja	
va	va		va	
la	la		la	
ng	ng		ng	

2020-01-28	v.3	REV03	REV02	Thomas Dück	add power sequencer programming Oscillator SI5345A
t]	t]			t]	
ec	ec			ec	
bj	bj			bj	
0	0			0	
ty	ty			ty	
nti	nti			nti	
Е	Е			Е	
nt	nt			nt	
te	te			te	
on	on			on	
С	С			С	
re	re			re	
со	со			со	
е.	е.			e.	
nc	nc			nc	
ue	ue			ue	
nfl	nfl			nfl	
co	co			со	
an	an			an	
as si	as si			as si	
atl	atl			atl	
m.	m.			m.	
со	со			со	
s	S			s	
as	as			as	
cl	cl			cl	
g,	g,			g,	
rin	rin			rin	
St	St			St	
	·				

2019-08-27	v.1	REV01	REV01	Thomas Dück	Initial release
	All				
				Er	
				ro	
				r	
				re	
				n	
				d	
				er	
				in	
				g	
				m	
				ac	
				ro	
				'p	
				а	
				g	
				е-	
				in	
				fo'	
				А	
				m	
				bi	
				gu	
				ou	
				s	
				m	
				et	
				ho	
				d	
				ov	
				erl	
				oa	
				di	
				ng	
				fo	
				r	

				m		
				et		
				ho		
				d		
				jd		
				k.		
				pr		
				ox		
				y2		
				79		
				.\$		
				Pr		
				ox		
				y4		
				02		
				2#		
				ha		
				s		
				С		
				on		
				te		
				nt		
				Le		
				ve		
				IP		
				er		
				mi		
				ss		
				io		
				n. C		
				an no		
				t t		
				re		
				so		
				lv		
				e e		
				w		
				"		
	1	1	1	'	1	1

				hi	
				ch	
				m	
				et	
				ho	
				d	
				to	
				in	
				vo	
				ke	
				fo	
				r	
				[n	
				ull	
				,	
				cl	
				as	
				S	
				ja	
				va	
				la	
				ng	
				St .	
				rin	
				g,	
				cl	
				as s	
				co	
				m.	
				atl	
				as	
				si	
				an	
				со	
				nfl	
	-	-	. '		 -

		ue	
		nc	
		e.	
		ра	
		ge	
		s.	
		Р	
		ag	
		e]	
		du	
		е	
		to	
		ov	
		erl	
		ар	
		pi	
		ng	
		pr	
		ot	
		ot	
		ур	
		es	
		be	
		tw ee	
		n:	
		[in	
		te	
		rf	
		ac	
		e	
		со	
		m.	
		atl	
		as	
		si	
		an	
		со	

		nfl		
		ue		
		nc		
		е.		
		us		
		er		
		С		
		on		
		flu		
		en		
		ce		
		U		
		se		
		r,		
		cl		
		as		
		s		
		ja		
		va		
		la		
		ng		
		St		
		rin		
		g,		
		cl		
		as		
		s co		
		m.		
		atl		
		as		
		si		
		an		
		co		
		nfl		
		 	ı	

		ue	
		nc	
		e.	
		со	
		re	
		С	
		on	
		te	
		nt	
		E	
		nti	
		ty	
		0	
		bj	
		ec	
		t]	
		[in	
		te	
		rf	
		ac	
		е	
		co	
		m.	
		atl	
		as	
		si	
		an	
		us	
		er	
		U	
		se	
		r,	
		cl	
		as	
		s	
		ja	
		,-	
4	-		

		va	
		la	
		ng	
		·	
		St	
		rin	
		g,	
		cl	
		as	
		s	
		со	
		m.	
		atl	
		as	
		si	
		an	
		со	
		nfl	
		ue	
		nc	
		e.	
		со	
		re	
		С	
		on	
		te	
		nt	
		 E	
		nti	
		ty O	
		bj	
		ec	
		t]	

Legal Notices

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy279.\$Proxy4022#hasContentLevelPermission.

Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.

pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.

ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]

[interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.

ContentEntityObject]