# **TE0722 Test Board**

# Table of contents

| Overview  |  |  |  |
|---|--|--|--|
| <ul> <li>1.1 Key Features</li> <li>Zyng PS Designi with @DRobessit5SBL Example.</li> <li>1.3 Release Notes and Know Issues</li> </ul> |  |  |  |
| Refer to http://tret.ck.Reg(tel://Rerit/so for the current o<br>documentation. 1.4.1 Software<br>1.4.2 Hardware                       | nline version of this manual   | and other available  |  |
| • 1.5 Content<br>Key Features 1.5.1 Design Sources  |  |  |  |
| Vivado 2023.2     1.5.4 Download  |  |  |  |
| <ul> <li>2 Design Flow</li> <li>3 Latinch</li> <li>SD o. 2.1 Programming</li> </ul>   |  |  |  |
| <ul> <li>Modified FSBL for DDB Less Zypg + small</li> <li>Special FSBL for QSPL programming</li> </ul>                                | app with LED+Sensor and S  | SD Card access   |  |
| <ul><li>3.1.3 SD-Boot mode</li><li>3.1.4 JTAG</li></ul>   |  |  |  |
| <b>Revision.</b><br>3.2.1 Standalone Application  | n  |  |  |
| 3.2.2 Vivado HW Manager     Date4 System DesignVivadodo     Project   | Built Authors  | Description  |  |
| 2024-03-25 2028.12 1 eyJleHRTcnZtE07222<br>V0cHV0VHwZSt6testsboard  | IR5cGUiOil Wald@@apZW5<br>dlinoprebuic Hanemann////  | 0SWQiOiliLCJjcmVhdG9yT   | mFtZSI6IIdhbGRIbWFyIEhhbmVtYW5uliwib3<br>hbmVtYW5uliwibGEuZ3VbZ2UiQi.IlbiIsInVpQ |
| 29uZmlnljoiliwiZGlhziyara<br>URTA3MjJfQmxyy2개성사4구   | APBE BSYXIOYW1IIjoiliwic0  | ZpbGVJZCI6lilsImF0dElklj<br>XNwZWN0ljoiliwibGlua3Mi                            | oiMjI3MTE1MTcxIiwiZGIhZ3JhbU5hbWUiOiJ<br>DiJhdXRvIiwiY2VvTmFtZSI6IIRFMDcyMiBUZ   |
| XN0IEJvÝXJkliwid <sup>50206</sup> 49<br>JvcmRlcil6dHJ1ZSW24745  | ZŞI6InRvcCIsImNhbkNvbW<br>Stopard<br>U3NhbGUiOilxIiwib3duaW5                               | 1lbnQiOmŹhbHNILCJkaWi<br>mUGFnZUlkljo1ODlyODk4                                 | FncmFtVXJsljoiliwiY3N2RmlsZVVybCl6lilsIm<br>MiwiZWRpdGFibGUiOmZhbHNILCJjZW9JZC   |
| I6NTgyMjg5ODIsh误问之本<br>joiliwicmV2aXNpb <b>36</b> 约5套   | <u>as</u> ₄63igslmxib3giOnRydWU<br>m1hY3JvSWQiOil0YTY3NO                                   | sInNIcnZlckNvbmZpZyI6ey.<br>SEyYS1iMjljLTQyZWItOWF                             | JIbWFpbHByZXZpZXciOilxIn0sIm9kcml2ZUlkI<br>INS1jMWQxYjA4M2Q3ZWQiLCJwcmV2aWV      |
| 2023-02-13 31mFtZSI6IIRFMDeyMI9Ct<br>2021@VtcGxhdGUi0[IIE0J28W<br>01Cm27bi2Nd/u fest-bran   | oG9ja2RpYWdyYW1tX2luZr<br>/R0aCl6ljYw <b>Waldema</b> lpbXBs<br>no nomebui w Hapennano bolo | m9sYXkucG5nliwibGljZW5<br>sZVZpZXdlcil6ZmFsc2UsIm<br>s2NA (udr¶u 2021 & update | zZVN0YXR1cy161k9L1iwic2VydmljZS161i1s1mlz<br>nxhc3RNb2RpZmllZC16MTcxMTM3NDc1MTE  |
| ■ 4.1.2 PS Interface strivado   | 2021.2-<br>20230214  |  |  |
| 4.2.1 Basic module 2005   | p<br>Ints<br>est_board-<br>cauts   |  |  |
| 5 Software Design - Vitis build_20<br>0 5.1 Application 143311.z  | 20230214<br>p  |  |  |
| 2020-04-16 5.1.1 zyng_fsbl<br>019:9:2 zyng_fsbl_apFE0722-   | John Hartfiel  | • 2010 2 undete  |  |
| <ul> <li>5.1.3 zynq_fsbl_flagh_boal</li> <li>6 Additional Software</li> <li>build .10</li> </ul>                                      | 2019.2-<br>20200416  | • 2019.2 update  |  |
| <ul> <li>7 Appx. A: Change History and Legal Notices</li> <li>7.1 Document Change History<br/>7.2 Legal Nations</li> </ul>            | p<br>est_board-  |  |  |
| <ul> <li>7.2 Legal Notices vivado_20</li> <li>7.3 Data Privacy build_10_</li> <li>7.4 Document Warranty 064756 z</li> </ul>           | 019.2-<br>20200416   |  |  |
| ° 7.5 Limitation of Liability<br>2019-05-22 ° 7.6 Copplent Notice TE0722-t  | est_board- John Hartfiel   |  |  |
| <ul> <li>7.7 Technology Licenses</li> <li>7.8 Environmental Protection 13216.z</li> <li>7.9 REACH, RoHS and WEtren722</li> </ul>      | 20190522<br>p  | <ul> <li>split FSBL into<br/>2 templates,<br/>one with and<br/>one</li> </ul>  |  |
| 8 Table of contents     test_boar     It-vivado     build_05     113298 z   | d_noprebui<br>2018.3-<br>20190522<br>p   | without Sensor<br>+LED access<br>example app                                   |  |

| 2019-05-14 | 2018.3 | TE0722-test_board-<br>vivado_2018.3-<br>build_05_20190510<br>163659.zip<br>TE0722-<br>test_board_noprebui<br>It-vivado_2018.3-<br>build_05_20190510<br>163900.zip | John Hartfiel | <ul> <li>TE Script<br/>update</li> <li>rework of the<br/>FSBLs         <ul> <li>DDR</li> <li>LESS,<br/>Device</li> <li>ID,<br/>Sensor+L</li> <li>ED</li> <li>access</li> </ul> </li> <li>VIO for RGB<br/>access</li> </ul> |
|------------|--------|---|---------------|--|
| 2018-08-14 | 2018.2 | TE0722-test_board-<br>vivado_2018.2-<br>build_02_20180815<br>123557.zip<br>TE0722-<br>test_board_noprebui<br>It-vivado_2018.2-<br>build_02_20180815<br>123610.zip | John Hartfiel | • initial release  |

Design Revision History

# **Release Notes and Know Issues**

| Issues                                     | Description  | Workaround  | To be fixed version |
|--|--|---|---------------------|
| QSPI Flash Programming<br>failed with 19.2 | Depending on Flash<br>content Flash<br>programming failed with<br>provided fsbl_flash (Xilinx<br>AR# 70548 ) 2019.2<br>version | <ul> <li>Option1:         <ul> <li>In case Flash<br/>is empty, use<br/>fsbl_flash on<br/>programming<br/>GUI</li> <li>In case Flash<br/>is programmed<br/>use normal fsbl<br/>on<br/>programming<br/>GUI</li> </ul> </li> <li>Option2: use in both<br/>case fsbl_flash on<br/>programming GUI<br/>and Vivado<br/>LabTools 2018.3</li> <li>see also AR#00002<br/>and TE0722-<br/>Recovery</li> </ul> |                     |

Known Issues

# Requirements

## Software

| Software | Versio | n Note   |
|----------|--------|--|
| Vitis    | 2023.2 | needed, Vivado is included in Vitis installation |
| Software |        |  |

### Hardware

Basic description of TE Board Part Files is available on TE Board Part Files.

Complete List is available on <design name>/board\_files/\*\_board\_files.csv

Design supports following modules:

| Module<br>Model        | Board<br>Part<br>Short<br>Name | PCB<br>Revision<br>Support | DDR | QSPI<br>Flash | ЕММС | Others       | Notes |
|------------------------|--------------------------------|----------------------------|-----|---------------|------|--------------|-------|
| TE0722-<br>01          | 10                             | REV01                      | 0GB | 16MB          | NA   | NA           | NA    |
| TE0722-<br>02          | 10                             | REV02                      | 0GB | 16MB          | NA   | NA           | NA    |
| TE0722-<br>02I         | 10_i                           | REV02                      | 0GB | 16MB          | NA   | NA           | NA    |
| TE0722-<br>02IC7       | 10_i_c7                        | REV02                      | 0GB | 16MB          | NA   | "without SD" | NA    |
| TE0722-02-<br>07S-1C   | 7s                             | REV02                      | 0GB | 16MB          | NA   | NA           | NA    |
| TE0722-04-<br>41C-4-A  | 10                             | REV04                      | 0GB | 16MB          | NA   | NA           | NA    |
| TE0722-04-<br>41I-4-A* | 10_i                           | REV04                      | 0GB | 16MB          | NA   | NA           | NA    |

\*used as reference

Additional HW Requirements:

| Additional Hardware                      | Notes          |
|--|----------------|
| TE0790(for AMD) or other JTAG programmer | for JTAG, UART |
| external 3.3V power supply               |                |

### Content

For general structure and of the reference design, see Project Delivery - AMD devices

### **Design Sources**

| Туре   | Location  | Notes  |
|--------|---|--|
| Vivado | <project folder="">\block_design<br/><project folder="">\constraints<br/><project folder="">\ip_lib<br/><project folder="">\board_files</project></project></project></project> | Vivado Project will be generated by TE Scripts   |
| Vitis  | <project folder="">\sw_lib</project>  | Additional Software Template<br>for Vitis and apps_list.csv with<br>settings automatically for Vitis<br>app generation |

### **Additional Sources**

| Туре | Location | Notes |
|------|----------|-------|
|      |          |       |

#### **Prebuilt**

| File                                      | File-Extension | Description  |
|---|----------------|--|
| BIF-File                                  | *.bif          | File with description to generate Bin-File                           |
| BIN-File                                  | *.bin          | Flash Configuration File with Boot-Image (Zynq-FPGAs)                |
| BIT-File                                  | *.bit          | FPGA (PL Part) Configuration File                                    |
| DebugProbes-File                          | *.ltx          | Definition File for Vivado/Vivado<br>Labtools Debugging Interface    |
| Diverse Reports                           |                | Report files in different formats                                    |
| Hardware-Platform-<br>Specification-Files | *.xsa          | Exported Vivado Hardware<br>Specification for Vitis and<br>PetaLinux |
| LabTools Project-File                     | *.lpr          | Vivado Labtools Project File   |
| Software-Application-File                 | *.elf          | Software Application for Zynq or<br>MicroBlaze Processor Systems     |

#### **Download**

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of AMD Software for the same Project.

• TE0722 "Test Board" Reference Design

# **Design Flow**

Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- AMD Development Tools#XilinxSoftware-BasicUserGuides
   Vivado Projects TE Reference Design
- Project Delivery.

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "\_create\_win\_setup.cmd" on Windows OS and "\_create\_linux\_setup.sh" on Linux OS.

≙

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: Proje ct Delivery Currently limitations of functionality

Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>")

1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell:

| _create_win_setup.cmd/_create_linux_setup.sh  |
|---|
| Set design paths<br>Run Design with: _create_win_setup<br>Use Design Path: <absolute path="" project=""></absolute>   |
| TE Reference  |
| Design  |
| <ul> <li> (0) Module selection guide, project creationprebuilt export</li> <li> (1) Create minimum setup of CMD-Files and exit Batch</li> <li> (2) Create maximum setup of CMD-Files and exit Batch</li> <li> (3) (internal only) Dev</li> <li> (4) (internal only) Prod</li> <li> (c) Go to CMD-File Generation (Manual setup)</li> <li> (d) Go to Documentation (Web Documentation)</li> <li> (g) Install Board Files from Xilinx Board Store (beta)</li> <li> (a) Start design with unsupported Vivado Version (beta)</li> <li> (x) Exit Batch (nothing is done!)</li> </ul> |
| <br>Select (ex.:'0' for module selection guide):  |
|   |

- 2. Press 0 and enter to start "Module Selection Guide"
- (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x:\<design name>)
- 4. Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.
  - a. optional for manual changes: Select correct device and Xilinx install path on "design\_basic\_settings.cmd" and create Vivado project with "vivado\_create\_project\_guimode.cmd"

∕!∖

(i)

Note: Select correct one, see also Vivado Board Part Flow

5. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder



(1) Using Vivado GUI is the same, except file export to prebuilt folder.

#### 6. Generate Programming Files with Vitis

a. Run on Vivado TCL:

run on Vivado TCL (Script generates design and export files into "<project folder>\prebuilt\hardware\<short name>")

TE::sw\_run\_vitis -all

Note: Scripts generate applications and bootable files, which are defined in "sw\_lib\apps\_list.csv"

 b. (alternative) Start Vitis with Vivado GUI or start with TE Scripts on Vivado TCL: TE:: sw\_run\_vitis

Note: TCL scripts generate also platform project, this must be done manuelly in case GUI is used. See  $\ensuremath{\mathsf{Vitis}}$ 

Projects contains 3 FSBL template: zynq\_fsbl (FSBL modified for DDR Less application use for Boot.bin), zynq\_fsbl\_app (FSBL modified for DDR Less application and with demo app included create Boot with this FSBL and Bitstream only), zynq\_fsbl\_flash(FSBL modified for Flash programming FSBL which must be selected separately to program Flash)

TE0722 is without DDR, so special FSBL (sources on reference designs) is needed, see also: DDR less ZYNQ Design

### Launch

Basic Information, see TE0722 Getting Started

# Programming

Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging

#### Get prebuilt boot binaries

- 1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell
- 2. Press 0 and enter to start "Module Selection Guide"
  - a. Select assembly version
    - b. Validate selection
    - c. Select create and open delivery binary folder





Note: Folder "<project folder>\\_binaries\_<Article Name>" with subfolder "boot\_<app name>" for different applications will be generated

#### **QSPI-Boot mode**

Set Board to JTAG Bootmode. Short pins of J4.

Option for Boot.bin on QSPI Flash

- 1. Connect JTAG and power on carrier with module
- 2. Open Vivado Project with "vivado\_open\_existing\_project\_guimode.cmd" or if not created, create with "vivado\_create\_project\_guimode.cmd"
- 3. Type on Vivado TCL Console:

```
run on Vivado TCL (Script programs BOOT.bin on QSPI flash)
```

```
TE::pr_program_flash -swapp zynq_fsbl_app
```

#### **SD-Boot mode**

Xilinx Zynq devices in CLG225 package do not support SD Card boot directly from ROM bootloader. Use QSPI for primary boot and SD for secondary boot only. See also Xilinx AR#66846

#### **JTAG**

The JTAG Bootmode can be set on the newer pcb revisions, REV04+ (short both pins of J4)

#### Usage

- 1. Prepare HW like described on section Programming
- 2. Connect UART USB (most cases same as JTAG)
- 3. Power On PCB
  - 1. Zyng Boot ROM loads FSBL from SD/QSPI into OCM,
  - 2. FSBL init PS, programs PL using the bitstream
  - 3. FSBL starts application (included into the FSBL Code)

#### **Standalone Application**

Note: UART over J2 is used, this is only available, if PL part is configured with correct UART connection.

- 1. Open Serial Console (e.g. putty)
  - a. Speed: 115200
  - b. select COM Port



Win OS, see device manager, Linux OS see dmesg |grep tty (UART is \*USB1)

2. Output:

a. Default output appears only a few seconds. Reboot device: force ResN pin to GND for short time, location see: TE0722 Getting Started



#### **Vivado HW Manager**

(

Open Vivado HW-Manager and add VIO signal to dashboard (\*.ltx located on prebuilt folder)

- Control:
  - Enable/Disable RGB LED Counter (default on)
  - Enable/Disable different colors (default all off) set to '1' to enable RGB LED

| łardware ?  | _ 🗆 🗆 ×    | hw    | _vios                                  |       |   |      |         |         |
|---|------------|-------|--|-------|---|------|---------|---------|
| $Q \mid \texttt{X} \mid \texttt{D} \mid \texttt{P} \mid \texttt{P} \mid \texttt{N} \mid \texttt{W} \mid \texttt{W}$ | ٥          |       | hw_vio_1                               |       | _ |      |         |         |
| Name  | Status     |       |  |       |   |      |         |         |
| <ul> <li>Iocalhost (1)</li> </ul>   | Connected  | dor   | 4 1 4 4 7 7                            |       |   |      |         |         |
| v # vilinx_tclDigilent/2516330019   | Open       | ğ     | Name                                   | Value |   | Acti | Directi | VID     |
| arm dap 0 (0)   | NIA        | C BL  | La zsys_iWio_RGB_LED_C_EN_N            | [B] O | ٠ |      | Output  | hw_vio_ |
| <ul> <li>         — xc7z007s 1 (2)     </li> </ul>  | Programmed | de la | V 1a zsys_iWio_RG8_LED_EN_N[2:0]       | [H] 0 | ٠ |      | Output  | hw_vio_ |
| T XADC (System Monitor)   | -          | ö     | <pre>_ zsys_iWio_RGB_LED_EN_N[2]</pre> | 0     | * |      | Output  | hw_vio_ |
| 1 hw vio 1 (7818 i/vio 0)   | OK         |       | _ zsys_Wo_RGB_LED_EN_N[1]              | 0     | * |      | Output  | hw_vio_ |
|   |            |       | <pre>zsys_IMo_RGB_LED_EN_N[0]</pre>    | 0     |   |      | Output  | hw_vio_ |

Vivado Hardware Manager

# System Design - Vivado

# **Block Design**





## **PS Interfaces**

| Туре  | Note      |
|-------|-----------|
| DDR   | Disabled! |
| QSPI  | MIO       |
| SD    | MIO       |
| UART0 | EMIO      |
| I2C1  | MIO       |
| GPIO  | MIO       |
| SWDT0 | EMIO      |
| TTC01 | EMIO      |
|       |           |

PS Interfaces

# Constraints

### **Basic module constraints**

```
_i_bitgen_common.xdc
#
# Common BITGEN related settings for TE0722
#
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
```

set\_property CFGBVS VCC0 [current\_design]

set\_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [current\_design]

### **Design specific constraints**

#### \_i\_uart\_j2xmod.xdc

```
set_property PACKAGE_PIN K15 [get_ports UART_0_txd]
set_property PACKAGE_PIN L13 [get_ports UART_0_rxd]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports UART_0_*]
```

#### \_i\_io.xdc

```
#RGB LED
#R
set_property PACKAGE_PIN J15 [get_ports {RGB_LED[0]}]
#G
set_property PACKAGE_PIN L14 [get_ports {RGB_LED[1]}]
#B
set_property PACKAGE_PIN K12 [get_ports {RGB_LED[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB_LED[*]}]
```

# Software Design - Vitis

For Vitis project creation, follow instructions from:

Vitis

# **Application**

Source location: \sw\_lib\sw\_apps

### zynq\_fsbl

TE modified 2019.2 FSBL

General:

- Modified Files:main.c, fsbl\_hooks.h/.c (search for 'TE Mod' on source code)
- Add Files: te\_fsbl\_hooks.h/.c(for hooks and board)\n\
- General Changes:
  - Display FSBL Banner and Device ID
     Disable Memory initialisation on main.c



TE modified 2019.2 FSBL

General:

- Modified Files:main.c, fsbl\_hooks.h/.c (search for 'TE Mod' on source code)
- Add Files: te\_fsbl\_hooks.h/.c(for hooks and board)\n\
- General Changes:
  - Display FSBL Banner and Device ID
  - Disable Memory initialisation on main.c

Module Specific:

- Add Files: all TE Files start with te\_\*
  - Example app for LED access over MIO and sensor access(only pcb revisions 01 and
    - 02) over I2C
  - ° RGB LED access via AXI GPIO ° SD Card access rwrite/read file

### zynq\_fsbl\_flash

TE modified 2019.2 FSBL

General:

- Modified Files: main.c
- General Changes:
   Oisplay FSBL Banner
   Oisplay FSBL Banner
  - Set FSBL Boot Mode to JTAG
  - Disable Memory initialisation on main.c

# Additional Software

No additional software is needed.

# Appx. A: Change History and Legal Notices

## **Document Change History**

To get content of older revision go to "Change History" of this page and select older document revision number.

| Date    | Document Revision | Authors | Description                        |
|---------|-------------------|---------|------------------------------------|
|         |                   |         | <ul> <li>2023.2 release</li> </ul> |
| Error   |                   |         |                                    |
| renderi | Error             | Error   |                                    |
| ng      | renderi           | renderi |                                    |
| macro   | ng                | ng      |                                    |
| 'page-  | macro             | macro   |                                    |
| info'   | 'page-            | 'page-  |                                    |
|         | info'             | info'   |                                    |

| Ambiguo               | Ambiguo               | Ambiguo               |
|-----------------------|-----------------------|-----------------------|
| us                    | us                    | US                    |
| method                | method                | method                |
| overload              | overload              | overload              |
| ing for               | ing for               | ing for               |
| method                | ing for               | ing for               |
| jdk.                  | internod              | internou              |
| proxy24               | jak.                  | јик.                  |
| 1.\$Proxy             | proxy24               | proxy24               |
| 3496#ha               | 1.\$Proxy             | 1.\$Proxy             |
| sConten               | 3496#ha               | 3496#ha               |
| tl evelPe             | sConten               | sConten               |
| rmission              | tLevelPe              | tLevelPe              |
|                       | rmission              | rmission              |
|                       |                       |                       |
| Cannot                | Cannot                | Cannot                |
| resolve               | resolve               | resolve               |
| which                 | which                 | which                 |
| method                | method                | method                |
| to                    | to                    | to                    |
| invoke                | invoke                | invoke                |
| for [null,            | for Inull.            | for Inull.            |
| class                 | class                 | class                 |
| java.                 | iava                  | iava                  |
| lang.                 | lang                  | Jang                  |
| String,               | String                | Stripa                |
| class                 | sting,                | string,               |
| com.                  | Class                 | CIASS                 |
| atlassian             | com.                  | com.                  |
|                       | atlassian             | atlassian             |
| confluen              |                       |                       |
| ce                    | confluen              | confluen              |
| 000                   | ce.                   | ce.                   |
| Page3                 | pages.                | pages.                |
| ragej                 | Page]                 | Page]                 |
| due to                | due to                | due to                |
| overlapp              | overlapp              | overlapp              |
|                       |                       |                       |
| ing                   | ing                   | ing                   |
| ing<br>prototyp       | ing<br>prototyp       | ing<br>prototyp       |
| ing<br>prototyp<br>es | ing<br>prototyp<br>es | ing<br>prototyp<br>es |

| :         | :         | :         |
|-----------|-----------|-----------|
| [interfac | [interfac | [interfac |
| e com.    | e com.    | e com.    |
| atlassian | atlassian | atlassian |
|           |           |           |
| confluen  | confluen  | confluen  |
| ce.user.  | ce.user.  | ce.user.  |
| Conflue   | Conflue   | Conflue   |
| nceUser   | nceUser   | nceUser   |
| , class   | , class   | , class   |
| java.     | java.     | java.     |
| lang.     | lang.     | lang.     |
| String,   | String,   | String,   |
| class     | class     | class     |
| com.      | com.      | com.      |
| atlassian | atlassian | atlassian |
|           |           |           |
| confluen  | confluen  | confluen  |
| ce.core.  | ce.core.  | ce.core.  |
| Content   | Content   | Content   |
| EntityOb  | EntityOb  | EntityOb  |
| ject]     | ject]     | ject]     |
| [interfac | [interfac | [interfac |
| e com.    | e com.    | e com.    |
| atlassian | atlassian | atlassian |
| .user.    | .user.    | .user.    |
| User,     | User,     | User,     |
| class     | class     | class     |
| java.     | java.     | java.     |
| lang.     | lang.     | lang.     |
| String,   | String,   | String,   |
| class     | class     | class     |
| com.      | com.      | com.      |
| atlassian | atlassian | atlassian |
|           |           |           |
| confluen  | confluen  | confluen  |
| ce.core.  | ce.core.  | ce.core.  |
| Content   | Content   | Content   |
| EntityOb  | EntityOb  | EntityOb  |
|           |           |           |

| ject]      | ject] | ject]             |  |
|------------|-------|-------------------|--|
|            |       |                   |  |
|            |       |                   |  |
| 2023-02-14 | v.9   | Waldemar Hanemann | • 2021.2 release   |
| 2020-04-16 | v.8   | John Hartfiel     | • 2019.2 release   |
| 2020-04-16 | v.7   | John Hartfiel     | <ul> <li>separate template<br/>for FSBL with App<br/>included</li> </ul> |
| 2019-05-14 | v.6   | John Hartfiel     | • 2018.3 release   |
| 2018-08-15 | v.5   | John Hartfiel     | • 2018.2 release   |
|            | all   |                   |  |
|            |       |                   |  |
|            |       | Error             |  |
|            |       | renderi           |  |
|            |       | ng                |  |
|            |       | macro             |  |
|            |       | 'page-            |  |
|            |       | info'             |  |
|            |       | Ambiguo           |  |
|            |       | us                |  |
|            |       | method            |  |
|            |       | overload          |  |
|            |       | ing for           |  |
|            |       | method            |  |
|            |       | jdk.              |  |
|            |       | proxy24           |  |
|            |       | 1.\$Proxy         |  |
|            |       | 3496#ha           |  |
|            |       | sConten           |  |
|            |       | tLevelPe          |  |
|            |       | rmission          |  |
|            |       |                   |  |
|            |       | Cannot            |  |
|            |       | resolve           |  |
|            |       | which             |  |

method to invoke for [null, class java. lang. String, class com. atlassian confluen ce. pages. Page] due to overlapp ing prototyp es between [interfac e com. atlassian confluen ce.user. Conflue nceUser , class java. lang. String, class com. atlassian



Document change history.

# **Legal Notices**

# **Data Privacy**

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

# **Document Warranty**

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

## **Limitation of Liability**

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

## **Copyright Notice**

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

# **Technology Licenses**

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

## **Environmental Protection**

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

# **REACH, RoHS and WEEE**

#### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

#### RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

#### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment.

Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

#### Error rendering macro 'page-info'

Ambiguous method overloading for method jdk. proxy241.\$Proxy3496#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]