Skip to end of metadata
Go to start of metadata

Description for the newest Design Version

  • TE0817 Test Board
    • Vitis/Vivado 2021.2.1
    • QSPI
    • Custom Carrier (minimum PS Design with available module components only)
    • Modified FSBL (some additional outputs only)
  • TE0817 StarterKit
    • Vitis/Vivado 2021.2.1
    • TEBF0818
    • Linux
    • USB
    • ETH
    • MAC from EEPROM
    • PCIe
    • SATA
    • SD
    • I2C
    • RGPIO
    • Display Port (DP)
    • user LED access
    • Modified FSBL for Si5345 programming

Basic Documentation and Notes

Download

  • No labels