Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.


Page properties
hiddentrue
idComments

Template Revision 2.8 - on construction

Design Name is always "TE Series Name" + Design name, for example "TE0720 Test Board"

...

HTML
<!-- tables have all same width (web max 1200px and pdf full page(640px), flexible width or fix width on menu for single column can be used as before) -->
<style>
.wrapped{
  width: 100% !important;
  max-width: 1200px !important;
 }
</style>

...

hiddentrue
idComments

Important General Note:

...

Export PDF to download, if vivado revision is changed!

Designate all graphics and pictures with a number and a description, Use "Scroll Title" macro

...


DateVersionChangesAuthor
2023-02-083.1.12
  • removed content of
    • Special FSBL for QSPI programming
ma
2022-08-243.1.11
  • Modification from link "available short link"
ma
2022-01-253.1.10
  • removed u-boot.dtb from QSPI-Boot mode and SD-Boot mode. Is implemented in BOOT.bin
  • corrected Boot Source File in Boot Script-File
ma
2022-01-143.1.9
  • extended notes for microblaze boot process with linux
  • add u.boot.dtb to petalinux notes
  • add dtb to prebuilt content
  • replace 20.2 with 21.2
jh
2021-06-283.1.8
  • added boot process for Microblaze
  • minor typos, formatting
ma
2021-06-013.1.7
  • carrier reference note
jh
2021-05-043.1.6
  • removed zynq_ from zynq_fsbl
ma
2021-04-283.1.5
  • added macro "Scroll ignore" for suppression of horizontal dividing lines during .pdf-export
  • minor typos, formatting
ma
2021-04-273.1.4
  • Version History
    • changed from list to table
  • Design flow
    • removed step 5 from Design flow
    • changed link from TE Board Part Files to Vivado Board Part Flow
    • changed cmd shell from picture to codeblock
    • added hidden template for "Copy PetaLinux build image files", depending from hardware
    • added hidden template for "Power on PCB", depending from hardware
  • Usage update of boot process
  • Requirements - Hardware
    • added "*used as reference" for hardware requirements
  • all
    • placed a horizontal separation line under each chapter heading
    • changed title-alignment for tables from left to center
  • all tables
    • added "<project folder>\board_files" in Vivado design sources
ma

3.1.3
  • Design Flow
    • formatting
  • Launch
    • formatting
ma

3.1.2
  • minor typing corrections
  • replaced SDK by Vitis
  • changed from / to \ for windows paths
  • replaced <design name> by <project folder>
  • added "" for path names
  • added boot.scr description
  • added USB for programming
ma

3.1.1
  • swapped order from prebuilt files
  • minor typing corrections
  • removed Win OS path length from Design flow, added as caution in Design flow
ma

3.1
  • Fix problem with pdf export and side scroll bar
  • update 19.2 to 20.2
  • add prebuilt content option


3.0
  • add fix table of content
  • add table size as macro
  • removed page initial creator


Custom_table_size_100

...

Figure template (note: inner scroll ignore/only only with drawIO object):

...

anchorFigure_xyz
titleText
Scroll Ignore

Create DrawIO object here: Attention if you copy from other page, use

Scroll Only

image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed

...

Table template:

  • Layout macro can be use for landscape of large tables
  • Set column width manually(can be used for small tables to fit over whole page) or leave empty (automatically)

...

anchorTable_xyz
titleText

...

Scroll pdf ignore

Table of contents

Table of Contents
outlinetrue

Overview

Page properties
hiddentrue
idComments

Notes :

Zynq PS Design with DDR Less FSBL Example.

Refer to http://trenz.org/te0722-info for the current online version of this manual and other available documentation.

Key Features

Page properties
hiddentrue
idComments

Notes :

  • Add basic key futures, which can be tested with the design
Excerpt
  • Vivado 2019.2
  • UART
  • I2C
  • FMeter
  • Modified FSBL for DDR Less Zynq
  • Modified FSBL for DDR Less Zynq + small app with LED+Sensor access
  • Special FSBL for QSPI programming

...

Page properties
hiddentrue
idComments

...

Important General Note:

...

  • Export PDF to download, if vivado revision is changed!

  • Designate all graphics and pictures with a number and a description, Use "Scroll Title" macro

    • Use "Scroll Title" macro for pictures and table labels. Figure number must be set manually at the moment (automatically enumeration is planned by scrollPDF)
      • Figure template (note: inner scroll ignore/only only with drawIO object):

...

      • Scroll Title
        anchor

...

      • Figure_

...

      • xyz
        title

...

      • Text


        scroll-

...

      • ignore

        Create DrawIO object here: Attention if you copy from other page, use


        Scroll Only

        image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed



      • Table template:

        • Layout macro can be use for landscape of large tables
        • Set column width manually (can be used for small tables to fit over whole page) or leave empty (automatically)

      • Scroll Title
        anchorTable_xyz
        titleText

        Scroll Table Layout
        orientationportrait
        sortDirectionASC
        repeatTableHeadersdefault
        style

      • widths
        sortByColumn1
        sortEnabledfalse
        cellHighlightingtrue

...

      • ExampleComment

...

      • 1

...

  • 2019.2 update

...

  • split FSBL into 2 templates, one with and one without  Sensor+LED access example app

...

  • TE Script update
  • rework of the FSBLs
    • DDR LESS, Device ID, Sensor+LED access
  • VIO for RGB access

...

  • initial release
      • 2



  • ...

Overview

Scroll Ignore
scroll-pdftrue
scroll-officetrue
scroll-chmtrue
scroll-docbooktrue
scroll-eclipsehelptrue
scroll-epubtrue
scroll-htmltrue


Page properties
hiddentrue
idComments

Notes :

Zynq PS Design with DDR Less FSBL Example.

Refer to http://trenz.org/te0722-info for the current online version of this manual and other available documentation.

Key Features

Page properties
hiddentrue
idComments

Notes :

  • Add basic key futures, which can be tested with the design


Excerpt
  • Vivado 2021.2
  • UART
  • I2C
  • SD
  • Modified FSBL for DDR Less Zynq
  • Modified FSBL for DDR Less Zynq + small app with LED+Sensor and SD Card access
  • Special FSBL for QSPI programming

Revision History

...

Page properties
hiddentrue
idComments

Notes :

  • add

...

  • every update file on the download
  • add design changes on description


Scroll Title
anchorTable_

...

DRH
title

...

Design Revision History

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

...

DateVivadoProject BuiltAuthors

...

Description

...

  • Option1:
    • In case Flash is empty, use fsbl_flash on programming GUI 
    • In case Flash is programmed use normal fsbl on programming GUI
  • Option2: use in both case fsbl_flash on programming GUI and Vivado LabTools 2018.3
2023-02-132021.2TE0722-test_board_noprebuilt-vivado_2021.2-build_20_20230214143311.zip
TE0722-test_board-vivado_2021.2-build_20_20230214143311.zip
Waldemar Hanemann
  • 2021.2 update
2020-04-162019.2TE0722-test_board_noprebuilt-vivado_2019.2-build_10_20200416064916.zip
TE0722-test_board-vivado_2019.2-build_10_20200416064756.zip
John Hartfiel
  • 2019.2 update
2019-05-222018.3TE0722-test_board-vivado_2018.3-build_05_20190522113216.zip
TE0722-test_board_noprebuilt-vivado_2018.3-build_05_20190522113228.zip
John Hartfiel
  • split FSBL into 2 templates, one with and one without  Sensor+LED access example app
2019-05-142018.3TE0722-test_board-vivado_2018.3-build_05_20190510163659.zip
TE0722-test_board_noprebuilt-vivado_2018.3-build_05_20190510163900.zip
John Hartfiel
  • TE Script update
  • rework of the FSBLs
    • DDR LESS, Device ID, Sensor+LED access
  • VIO for RGB access
2018-08-142018.2TE0722-test_board-vivado_2018.2-build_02_20180815123557.zip
TE0722-test_board_noprebuilt-vivado_2018.2-build_02_20180815123610.zip
John Hartfiel
  • initial release


Release Notes and Know Issues

Requirements

Software

Page properties
hiddentrue
idComments

Notes :

  • list of software which was used to generate the design

...

anchorTable_SW
titleSoftware

...

Page properties
hiddentrue
idComments
Notes :

    • list of software which was used to generate the design
    • add known Design issues and general notes for the current revision
    • do not delete known issue, add fixed version time stamp if  issue fixed

    Basic description of TE Board Part Files is available on TE Board Part Files.

    Complete List is available on <design name>/board_files/*_board_files.csv

    ...


    Scroll Title
    anchorTable_

    ...

    KI
    title

    ...

    Known Issues

    Scroll Table Layout
    orientationportrait
    sortDirectionASC
    repeatTableHeadersdefault
    style
    widths
    sortByColumn1
    sortEnabledfalse
    cellHighlightingtrue

    ...

    IssuesDescriptionWorkaroundTo be fixed version

    ...

    QSPI Flash

    ...

    Design supports following carriers:

    ...

    Programming failed with 19.2Depending on Flash content Flash programming failed with provided fsbl_flash (Xilinx AR# 70548 ) 2019.2 version
    • Option1:
      • In case Flash is empty, use fsbl_flash on programming GUI 
      • In case Flash is programmed use normal fsbl on programming GUI
    • Option2: use in both case fsbl_flash on programming GUI and Vivado LabTools 2018.3
    • see also AR#00002 and TE0722-Recovery


    Requirements

    Software

    Page properties
    hiddentrue
    idComments

    Notes :

    • list of software which was used to generate the design


    Scroll Title
    anchorTable_SW
    titleSoftware

    Scroll Table Layout
    orientationportrait
    sortDirectionASC
    repeatTableHeadersdefault
    style
    widths
    sortByColumn1
    sortEnabledfalse
    cellHighlightingtrue

    SoftwareVersionNote
    Vitis2021.2needed, Vivado is included into Vitis installation


    Hardware

    Page properties
    hiddentrue
    idComments

    Notes :

    • list of software which was used to generate the design

    Basic description of TE Board Part Files is available on TE Board Part Files.

    Complete List is available on <design name>/board_files/*_board_files.csv

    Design supports following modules:

    Scroll Title
    anchorTable_HWM
    title*used as reference

    ...

    Scroll Table Layout
    orientationportrait
    sortDirectionASC
    repeatTableHeadersdefault
    style
    widths
    sortByColumn1
    sortEnabledfalse
    cellHighlightingtrue

    ...

    Module Model

    ...

    Additional HW Requirements:

    ...

    anchorTable_AHW
    titleAdditional Hardware
    Board Part Short NamePCB Revision SupportDDRQSPI FlashEMMCOthersNotes
    TE0722-01        10REV01        0GB       16MB       NA        NA     NA     
    TE0722-02        10REV02        0GB       16MB       NA        NA     NA     
    TE0722-02I*      10_i       REV02        0GB       16MB       NA        NA     NA     
    TE0722-02IC7  10_i_c7REV02        0GB       16MB       NA        "without SD"NA     
    TE0722-02-07S-1C 7s         REV02        0GB       16MB       NA        NA     NA     



    Additional HW Requirements:

    ...

    for JTAG, UART

    ...

    Content

    Page properties
    hiddentrue
    idComments

    Notes :

    • content of the zip file

    For general structure and of the reference design, see Project Delivery - Xilinx devices

    ...

    Scroll Title
    anchorTable_

    ...

    AHW

    Scroll Table Layout
    orientationportrait
    sortDirectionASC
    repeatTableHeadersdefault
    style
    widths
    sortByColumn1
    sortEnabledfalse
    cellHighlightingtrue

    ...

    Additional Hardware

    ...

    Notes
    TE0790 or other JTAG programmer

    for JTAG, UART

    external 3.3V power supply


    Content

    Page properties
    hiddentrue
    idComments

    Notes :

    • content of the zip file

    For general structure and of the reference design, see Project Delivery - AMD devices

    Design Sources

    scroll

    Additional Sources

    ...

    -title
    anchorTable_

    ...

    DS

    Scroll Table Layout
    orientationportrait
    sortDirectionASC
    repeatTableHeadersdefault
    style
    widths
    sortByColumn1
    sortEnabledfalse
    cellHighlightingtrue

    TypeLocationNotes

    ...

    Prebuilt

    ...

    hiddentrue
    idComments

    Notes :

    Vivado<project folder>\block_design
    <project folder>\constraints
    <project folder>\ip_lib
    <project folder>\board_files
    Vivado Project will be generated by TE Scripts
    Vitis<project folder>\sw_libAdditional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation


    Additional Sources

    ...

    Scroll Title
    anchorTable_

    ...

    ADS

    Scroll Table Layout
    orientationportrait
    sortDirectionASC
    repeatTableHeadersdefault
    style
    widths
    sortByColumn1
    sortEnabledfalse
    cellHighlightingtrue

    ...

    Type

    ...

    Location

    ...

    Notes

    ...

    --

    ...

    ...

    -

    ...

    -

    ...

    ...

    -

    ...

    Debian SD-Image

    ...

    *.img

    ...

    Debian Image for SD-Card

    ...

    -


    Prebuilt

    Page properties
    hiddentrue
    idComments

    Notes :

    • prebuilt files
    • Template Table:

      • Scroll Title
        anchorTable_PF

        Scroll Table Layout
        orientationportrait
        sortDirectionASC
        repeatTableHeadersdefault
        style
        widths
        sortByColumn1
        sortEnabledfalse
        cellHighlightingtrue

        File

        File-Extension

        Description

        BIF-File*.bifFile with description to generate Bin-File
        BIN-File*.bin

    ...

    MCS-File

    ...

      • Flash Configuration File with Boot-Image (

    ...

      • Zynq-FPGAs)

    ...

      • BIT-File*.

    ...

    File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only)

      • bitFPGA (PL Part) Configuration File
        DebugProbes-File*.ltxDefinition File for Vivado/Vivado Labtools Debugging Interface

        Debian SD

    ...

      • -Image

        *.

    ...

      • img

    ...

    SREC-File

    ...

    *.srec

    ...

    Converted Software Application for MicroBlaze Processor Systems

    ...

    anchorTable_PF
    titlePrebuilt files (only on ZIP with prebult content)

    ...

    File

    ...

    File-Extension

    ...

    Description

    ...

    Download

    Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.

    ...

    hiddentrue
    idComments

    ...

      • Debian Image for SD-Card

        Diverse Reports---Report files in different formats
        Hardware-Platform-Specification-Files*.xsaExported Vivado Hardware Specification for Vitis and PetaLinux
        LabTools Project-File*.lprVivado Labtools Project File

        MCS-File

        *.mcs

        Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only)

        MMI-File

        *.mmi

        File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only)

        OS-Image*.ubImage with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
        Software-Application-File*.elfSoftware Application for Zynq or MicroBlaze Processor Systems

        SREC-File

        *.srec

        Converted Software Application for MicroBlaze Processor Systems




    Scroll Title
    anchorTable_PF

    Scroll Table Layout
    orientationportrait
    sortDirectionASC
    repeatTableHeadersdefault
    style
    widths
    sortByColumn1
    sortEnabledfalse
    cellHighlightingtrue

    File

    File-Extension

    Description

    BIF-File*.bifFile with description to generate Bin-File
    BIN-File*.binFlash Configuration File with Boot-Image (Zynq-FPGAs)
    BIT-File*.bitFPGA (PL Part) Configuration File
    DebugProbes-File*.ltxDefinition File for Vivado/Vivado Labtools Debugging Interface
    Diverse Reports---Report files in different formats
    Hardware-Platform-Specification-Files*.xsaExported Vivado Hardware Specification for Vitis and PetaLinux
    LabTools Project-File*.lprVivado Labtools Project File
    Software-Application-File*.elfSoftware Application for Zynq or MicroBlaze Processor Systems


    Download

    Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

    Page properties
    hiddentrue
    idComments
    • Important set new Vivado version link on every Design update of new vivado version!
    • Set Link to download folder (Remove ../de/.. ../en/.. from url)

    ...

    ...

    ...

    Scroll Ignore
    scroll-pdftrue
    scroll-officetrue
    scroll-chmtrue
    scroll-docbooktrue
    scroll-eclipsehelptrue
    scroll-epubtrue
    scroll-htmltrue


    Page properties
    hiddentrue
    id

    ...

    Comments
    Notes :
    • Basic Design Steps

    • Add/ Remove project specific description


    Note

    Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

    Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

    See also:

    ...

    The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

    TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/

    ...

    Vitis GUI.

    ...

    For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality

    ...

    Note

    Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>")


    1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

      Code Block
      languagebash
      themeMidnight
      title_create_win_setup.cmd/_create_linux_setup.sh
      ------------------------Set design paths----------------------------
      -- Run Design with: _create_win_setup
      -- Use Design Path: <absolute project path>
      --------------------------------------------------------------------
      -------------------------TE Reference Design---------------------------
      --------------------------------------------------------------------
      -- (0)  Module selection guide, project creation...prebuilt export...
      -- (1)  Create minimum setup of CMD-Files and exit Batch
      -- (2)  Create maximum setup of CMD-Files and exit Batch
      -- (3)  (internal only) Dev
      -- (4)  (internal only) Prod
      -- (c)  Go to CMD-File Generation (Manual setup)
      -- (d)  Go to Documentation (Web Documentation)
      -- (g)  Install Board Files from Xilinx Board Store (beta)
      -- (a)  Start design with unsupported Vivado Version (beta)
      -- (x)  Exit Batch (nothing is done!)
      ----
      Select (ex.:'0' for module selection guide):

    ...


    1. Press 0 and enter to start "Module Selection Guide"
    2. (optional Win OS) Generate Virtual Drive or use short directory  for the reference design (for example x:\<design name>)
    3. Create

    ...

    1. project and follow

    ...

    1. instructions of the product selection guide

    ...

    1. , settings file will be configured automatically during this process.

      ...

        1. optional for manual changes

      ...

        1. : Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"

          Note

          Note: Select correct one, see

      ...

      ...

        1. Flow


      1. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder

        Code Block
        languagepy
        themeMidnight
        titlerun on Vivado TCL (Script generates design and export files into "<project folder>\prebuilt\hardware\<short name>")
      1. TE::hw_build_design -export_prebuilt

      ...


      1. Info

        Using Vivado GUI is the same, except file export to prebuilt folder.


      2. Generate Programming Files with

      ...

      1. Vitis
        1. Run on Vivado TCL:

          Code Block
          languagepy
          themeMidnight
          titlerun on Vivado TCL (Script generates design and export files into "<project folder>\prebuilt\hardware\<short name>")
        1. TE::sw_run_vitis -all

          Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv"

        2. (alternative) Start

      ...

        1. Vitis with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_vitis
          Note:  TCL scripts generate also platform project, this must be done manuelly in case GUI is used. See Vitis 
          Projects contains 3 FSBL template: zynq_fsbl (FSBL modified for DDR Less application → use for Boot.bin), zynq_fsbl_app (FSBL modified for DDR Less application and with demo app included → create Boot with this FSBL and Bitstream only), zynq_fsbl_flash(FSBL modified for Flash programming →FSBL which must be selected separately to program Flash)

          Info

          TE0722  is without DDR, so special FSBL (sources on reference designs) is needed, see also: DDR less ZYNQ Design


      Launch

      Scroll Ignore
      scroll-pdftrue
      scroll-officetrue
      scroll-chmtrue
      scroll-docbooktrue
      scroll-eclipsehelptrue
      scroll-epubtrue
      scroll-htmltrue


      Page properties
      hiddentrue
      idComments

      Note:

      • Programming and Startup procedure

      Basic Information, see TE0722 Getting Started

      Programming

      Note

      Check Module and Carrier TRMs for proper HW configuration

      ...

      before you try any design.

      Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.


      Xilinx documentation for programming and debugging: Vivado/

      ...

      Vitis/SDSoC-Xilinx Software Programming and Debugging

      Get prebuilt boot binaries

      1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell
      2. Press 0 and enter to start "Module Selection Guide"
        1. Select assembly version
        2. Validate selection
        3. Select

      ...

        1. create and open delivery binary folder

          Info

          Note: Folder

      ...

        1. "<project

      ...

        1. folder>\_binaries_

      ...

        1. <Article Name>

      ...

        1. " with subfolder

      ...

        1. "boot_<app name>

      ...

        1. " for different applications will be generated



      QSPI-Boot mode

      ...

      Option for Boot.bin on QSPI Flash

      1. Connect JTAG and power on carrier with module
      2. Open Vivado Project with "vivado_open_existing_project_guimode.cmd" or if not created, create with "vivado_create_project_guimode.cmd"
      3. Type on Vivado TCL Console:

      ...

      1. Code Block
        languagepy
        themeMidnight
        titlerun on Vivado TCL (Script programs BOOT.bin on QSPI flash)
        TE::pr_program_flash -swapp zynq_fsbl_app

      ...

      1. 
        TE::pr_program_flash -swapp hello_te0820 (optional)


      SD-Boot mode

      ...

      Xilinx Zynq devices in CLG225 package do not support SD Card boot directly from ROM bootloader. Use QSPI for primary boot and SD for secondary boot only. See also Xilinx AR#66846

      JTAG

      Not used on this Example.

      Usage

      1. Prepare HW like described on section

      ...

      1. Programming
      2. Connect UART USB (most cases same as JTAG)
      3. Power On PCB

      ...

      1. Expand
        titleboot process

        1. Zynq Boot ROM loads FSBL from SD/QSPI into OCM,

        2. FSBL

      ...

      1. init PS, programs PL using the bitstream

        3. FSBL starts application (included into the FSBL Code)

      ...


      Standalone Application

      Note: UART over J2 is used, this is only available, if PL part is configured with correct UART connection.

      1. Open Serial Console (e.g. putty)
        1. Speed: 115200
        2. select COM Port

      ...


        1. Info

          Win OS, see device manager, Linux OS

      ...

        1. see dmesg |grep

      ...

        1. tty (UART is *USB1)


      1. Output:
        1. Default output appears only 10

      ...

        1. times. Reboot device: force ResN Pin to GND for short time, location see: TE0722 Getting Started

      ...

        1. Image Added

      Vivado HW Manager

      Page properties
      hiddentrue
      idComments

      Note:

      • Add picture of HW Manager

      • add notes for the signal either groups or topics, for example:

        Control:

        • add controllable IOs with short notes..

        Monitoring:

        • add short notes for signals which will be monitored only
        • SI5338 CLKs:
          • Set radix from VIO signals to unsigned integer. Note: Frequency Counter is inaccurate and displayed unit is Hz
          • expected CLK Frequ:...

      Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder)

      • Control:
        • Enable/Disable RGB LED Counter (default on)
        • Enable/Disable different colors (default all off)
      Scroll Title
      anchorFigure_VHM
      titleVivado Hardware Manager
      Image Modified

      System Design - Vivado

      Scroll Ignore
      scroll-pdftrue
      scroll-officetrue
      scroll-chmtrue
      scroll-docbooktrue
      scroll-eclipsehelptrue
      scroll-epubtrue
      scroll-htmltrue


      Page properties
      hiddentrue
      idComments

      Note:

      • Description of Block Design, Constrains... BD Pictures from

      ...

      • Export...

      Block Design

      draw.io Diagram
      bordertrue
      diagramNameTE0722_testboard_BlockDesign
      simpleViewerfalse
      width600
      linksauto
      tbstyletop
      diagramDisplayName
      lboxtrue
      diagramWidth1991
      revision4

      Block Design

      ...

      anchorFigure_BD
      titleBlock Design

      ...

      PS Interfaces

      Page properties
      hiddentrue
      idComments

      Note:

      • optional for Zynq / ZynqMP only

      • add basic PS configuration


      Scroll Title
      anchorTable_PSI
      titlePS Interfaces

      Scroll Table Layout
      orientationportrait
      sortDirectionASC
      repeatTableHeadersdefault
      style
      widths
      sortByColumn1
      sortEnabledfalse
      cellHighlightingtrue

      TypeNote
      DDRDisabled!
      QSPIMIO
      SDMIO
      UART0EMIO
      I2C1MIO
      GPIOMIO
      SWDT0EMIO
      TTC0..1EMIO

      ...


      Constraints

      Basic module

      ...

      constraints

      Code Block
      languageruby
      title_i_bitgen_common.xdc
      #
      # Common BITGEN related settings for TE0722
      #
      set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
      set_property CONFIG_VOLTAGE 3.3 [current_design]
      set_property CFGBVS VCCO [current_design]
      
      set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [current_design]

      Design specific

      ...

      constraints

      Code Block
      languageruby
      title_i_uart_j2xmod.xdc
      set_property PACKAGE_PIN K15 [get_ports UART_0_txd]
      set_property PACKAGE_PIN L13  [get_ports UART_0_rxd]
      
      set_property IOSTANDARD LVCMOS33 [get_ports UART_0_*]


      Code Block
      languageruby
      title_i_io.xdc
      #RGB LED
      #R
      set_property PACKAGE_PIN J15 [get_ports {RGB_LED[0]}]
      #G
      set_property PACKAGE_PIN L14 [get_ports {RGB_LED[1]}]
      #B
      set_property PACKAGE_PIN K12 [get_ports {RGB_LED[2]}]
      set_property IOSTANDARD LVCMOS33

      ...

       [get_ports {RGB_LED[*]}]

      Software Design - Vitis

      Scroll Ignore
      scroll-pdftrue
      scroll-officetrue
      scroll-chmtrue
      scroll-docbooktrue
      scroll-eclipsehelptrue
      scroll-epubtrue
      scroll-htmltrue

      ...



      Page properties
      hiddentrue
      idComments
      Note:
      • optional chapter separate

      • sections for different apps

      For

      ...

      Vitis project creation, follow instructions from:

      Vitis

      Application

      Page properties
      hiddentrue
      idComments

      ----------------------------------------------------------

      FPGA Example

      scu

      MCS Firmware to configure SI5338 and Reset System.

      srec_spi_bootloader

      TE modified 2019.2 SREC

      Bootloader to load app or second bootloader from flash into DDR

      Descriptions:

      • Modified Files: blconfig.h, bootloader.c
      • Changes:
        • Add some console outputs and changed bootloader read address.
        • Add bugfix for 2018.2 qspi flash

      xilisf_v5_11

      TE modified 2019.2 xilisf_v5_11

      • Changed default Flash type to 5.

      ----------------------------------------------------------

      Zynq Example:

      zynq_fsbl

      TE modified 2019.2 FSBL

      General:

      • Modified Files:main.c, fsbl_hooks.h/.c (search for 'TE Mod' on source code)
      • Add Files: te_fsbl_hooks.h/.c(for hooks and board)\n\

      • General Changes: 
        • Display FSBL Banner and Device ID

      Module Specific:

      • Add Files: all TE Files start with te_*
        • READ MAC from EEPROM and make Address accessible by UBOOT (need copy defines on uboot  platform-top.h)
        • CPLD access
        • Read CPLD Firmware and SoC Type
        • Configure Marvell PHY

      zynq_fsbl_flash

      TE modified 2019.2 FSBL

      General:

      • Modified Files: main.c
      • General Changes:
        •  Display FSBL Banner
        • Set FSBL Boot Mode to JTAG
        • Disable Memory initialisation

      ZynqMP Example:

      ----------------------------------------------------------

      zynqmp_fsbl

      TE modified 2019.2 FSBL

      General:

      • Modified Files: xfsbl_main.c, xfsbl_hooks.h/.c, xfsbl_board.h/.c(search for 'TE Mod' on source code)
      • Add Files:  te_xfsbl_hooks.h/.c (for hooks and board)\n\
      • General Changes: 
        • Display FSBL Banner and Device Name

      Module Specific:

      • Add Files: all TE Files start with te_*
        • Si5338 Configuration
        • ETH+OTG Reset over MIO

      zynqmp_fsbl_flash

      TE modified 2019.2 FSBL

      General:

      • Modified Files: xfsbl_initialisation.c, xfsbl_hw.h, xfsbl_handoff.c, xfsbl_main.c
      • General Changes:
        •  Display FSBL Banner
        • Set FSBL Boot Mode to JTAG
        • Disable Memory initialisation


      zynqmp_pmufw

      Xilinx default PMU firmware.

      ----------------------------------------------------------

      General Example:

      hello_te0820

      Hello TE0820 is a Xilinx Hello World example as endless loop instead of one console output.

      u-boot

      U-Boot.elf

      ...

      is generated with PetaLinux. Vitis  is used to generate Boot.bin.

      Source location: \sw_lib\sw_apps

      zynq_fsbl

      TE modified 2019.2 FSBL

      General:

      • Modified Files:main.c, fsbl_hooks.h/.c (search for 'TE Mod' on source code)
      • Add Files: te_fsbl_hooks.h/.c(for hooks and board)\n\

      • General Changes: 
        • Display FSBL Banner and Device ID
        • Disable Memory initialisation on main.c

      zynq_fsbl_app

      Source location: \sw_lib\sw_apps

      ...

      TE modified 2019.2 FSBL

      General:

      • Modified Files:main.c, fsbl_hooks.h/.c (search for 'TE Mod'

      ...

      Add Files: te_fsbl_hooks.h/.c(for hooks and board)\n\

      ...

      • Display FSBL Banner and Device ID
      • Disable Memory initialisation on main.c
      • on source code)
      • Add Files: te_fsbl_hooks.h/.c(for hooks and board)\n\

      • General Changes: 
        • Display FSBL Banner and Device ID
        • Disable Memory initialisation on main.c

      Module Specific:

      • Add Files: all TE Files start with te_*
        • Example app for LED access over MIO and sensor access over I2C
        • SD Card access read/write file

      zynq_fsbl_flash

      TE modified 2019.2 FSBL

      General:

      • Modified Files: main.c
      • General Changes:
        • Display FSBL Banner
        • Set FSBL Boot Mode to JTAG
        • Disable Memory initialisation on main.c


      Additional Software

      Scroll Ignore
      scroll-pdftrue
      scroll-officetrue
      scroll-chmtrue
      scroll-docbooktrue
      scroll-eclipsehelptrue
      scroll-epubtrue
      scroll-htmltrue


      Page properties
      hiddentrue
      idComments
      Note:
      • Add description for other Software, for example SI CLK Builder ...
      • SI5338 and SI5345 also Link to:

      No additional software is needed.

      zynq_fsbl_app

      TE modified 2019.2 FSBL

      General:

      • Modified Files:main.c, fsbl_hooks.h/.c (search for 'TE Mod' on source code)
      • Add Files: te_fsbl_hooks.h/.c(for hooks and board)\n\

      • General Changes: 
        • Display FSBL Banner and Device ID
        • Disable Memory initialisation on main.c

      Module Specific:

      • Add Files: all TE Files start with te_*
        • Example app for LED access over MIO and sensor access over I2C

      zynq_fsbl_flash

      TE modified 2019.2 FSBL

      General:

      ...

      Appx. A: Change History and Legal Notices

      Scroll Ignore
      scroll-pdftrue
      scroll-officetrue
      scroll-chmtrue
      scroll-docbooktrue
      scroll-eclipsehelptrue
      scroll-epubtrue
      scroll-htmltrue

      Document Change History

      To get content of older

      ...

      revision go to "Change History"

      ...

      of this page and select older document revision number.

      Page properties
      hiddentrue
      idComments
      • Note this list must be only updated, if the document is online on public doc!
      • It's semi automatically, so do following
        • Add new row below first

        • Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template

        • Metadata is only used of compatibility of older exports


      Scroll Title
      anchorTable_dch
      titleDocument change history.

      Scroll Table Layout
      orientationportrait
      sortDirectionASC
      repeatTableHeadersdefault
      style
      widths2*,*,3*,4*
      sortByColumn1
      sortEnabledfalse
      cellHighlightingtrue

      DateDocument Revision

      Authors

      Description

      Page info
      modified-date
      modified-date
      dateFormatyyyy-MM-dd

      Page info
      infoTypeCurrent version
      dateFormatyyyy-MM-dd
      prefixv.
      typeFlat

      Page info
      infoTypeModified by
      typeFlat

      • 2021.2 release
      2020-04-16


      v.8


      John Hartfiel
      • 2019.2 release
      2020-04-16v.7John Hartfiel
      • separate template for FSBL with App included
      2019-05-14v.6John Hartfiel
      • 2018.3 release
      2018-08-15v.5John Hartfiel
      • 2018.2 release
      --all

      Page info
      infoTypeModified users
      dateFormatyyyy-MM-dd
      typeFlat

      --



      Legal Notices

      Include Page
      IN:Legal Notices
      IN:Legal Notices




      Scroll Only


      HTML
      <style>
      .wiki-content .columnLayout .cell.aside {
      width: 0%;
      }</style>
      



      Scroll pdf ignore


      Custom_fix_page_content

      Table of contents

      Table of Contents
      outlinetrue