Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

BankTypeConnectorI/O Signal CountVoltageNotes
34HRJ183.3VSignal Schematic names: 'SCL', 'SDA', 'D8' ... 'D13'
34HRJ283.3VSignal Schematic names: 'RXD', 'TXD', 'D2' ... 'D7'
34HRJ683.3VSignal Schematic names: 'PIO01' ... 'PIO08'
34HRJ1113.3VSignal Schematic name: 'AIN_FPGA'
35HRJ463.3V

Signal Schematic names: 'AIN0' ... 'AIN5', usable as single ended of differential analog input or regular digital I/O's

35HRJ513.3VConnector dedicated to ESP8266 module
500MIOJ1073.3VSDIO interface to SD Card socket
 501MIOJ543.3VConnector dedicated to ESP8266 module  

...

BankTypeVCCIOI/O Signal CountAvailable on ConnectorsNotes
34HR3.3V4424258 user I/O's on Pmod connector J6, female pin header J1 and J2 each. 1 I/O on header J11.
35HR3.3V876 user I/O's on female pin header J4, 1 user I/O on female pin header J5.
500PS MIO3.3V15-6 MIO pins used for QSPI flash memory interface, 7 MIO pins used for SD Card interface, 1 MIO - pin connected to red LED D2.
501PS MIO3.3V16412 MIO pins used for USB ULPI interface, 4 MIO - pins used for ESP8266 interface header J5.
0Config3.3V5-4 I/O's are dedicated to JTAG interface, 'PROG_B'-signal is connected to voltage monitor circuit 23.

...

Table 7: SD Card socket signals

...

USB2 Interface

High-speed USB2 interface is provided by USB3320 from Microchip (U18). The USB2 PHY is connected via ULPI interface to the Zynq SoC PS USB0, bank 501 and pins MIO28 ... MIO39.

...

Table 8: USB interface signals

ESP Wi-Fi Interface

Interface for the ESP8266 Wi-Fi module is provided through connector J5.

...

The USB2 interface is accessible through the micro-USB2 B connector J8 and enables device, host or OTG modes. For host mode, the on-board USB2 interface provides the USB-VBUS supply voltage with nominal 4.75V to 5.25V on micro-USB2 connector pin J8-1. To configure host mode on this interface, the board has to be supplied with 5V through pin header J12 or with the USB-VBUS supply voltage of micro-USB2 connector J9, which is connected to the FTDI FT2232H chip.

The USB-VBUS supply voltage enabling the host mode on USB2 interface J8 is switched by the on-board power distribution switch AP2152SG-13 from Diodes Incorporated. The voltage is switched on with the signal 'VBUS_V_EN' which is controlled by the USB2 PHY U18. If the output load exceeds the current-limit threshold, the AP2152SG-13 limits the output current and pulls the over-current low-active logic output signal 'USB_OC' low, which is routed to the Zynq PL bank 35, pin F15.

An extra 100µF decoupling capacitor (in addition to 4.7µF) can be activated on-board to stabilize the USB-VBUS host supply voltage furthermore. This can be done by fitting and closing jumper J7, fitting 0-Ohm-resistor R53 or MOSFET transistor Q1. The transistor Q1 allows to enable and disable this 100µF extra capacitor by the signal 'HOST_MODE_EN' routed to the Zynq PL bank 34, pin L13.

Following table shows the signal assignment of the USB PHY U18 with the Zynq PS MIO bank 501:

Zynq SoC U1 PinSignal Schematic NameUSB2 PHY U18 Pin
Bank 501, pin MIO28OTG-DATA47
Bank 501, pin MIO29OTG-DIR31
Bank 501, pin MIO30OTG-STP29
Bank 501, pin MIO31OTG-NXT2
Bank 501, pin MIO32OTG-DATA03
Bank 501, pin MIO33OTG-DATA14
Bank 501, pin MIO34OTG-DATA25
Bank 501, pin MIO35OTG-DATA36
Bank 501, pin MIO36OTG-CLK1
Bank 501, pin MIO37OTG-DATA59
Bank 501, pin MIO38OTG-DATA610
Bank 501, pin MIO39OTG-DATA713

Table 8: USB interface signals

ESP8266 Wi-Fi Interface

Interface for the ESP8266 Wi-Fi module is provided through connector J5.

Zynq SoC U1 PinSignal Schematic NameConnected to
Bank 501, pin MIO48ESP_TXDJ5-2
Bank 501, pin MIO49ESP_RXDJ5-7
Bank 501, pin MIO52MOD_RSTJ5-6
Bank 501, pin MIO53ESP_GPIO0J5-3
Bank 35, pin G15ESP_GPIO2J5-5

Table 9: ESP8266 Wi-Fi module interface

I²C Interface

I2C interface pins SCL and SDA from the Zynq SoC PL bank 34 are connected to the connector J1. There are no on-board I²C slave devices. The two I²C bus lines 'SDA' and 'SCL' can be optionally pulled up to 3.3V on-board by fitting the 0-Ohm-resistors R35 ('SDA') and R42 ('SCL').

Zynq SoC U1 PinSignal Schematic NameConnected to
R13SDAJ1-9
P13SCLJ1-10

Table 10: Zynq SoC I2C interface

Analog Input Interface

The TE0723 board provides up to 7 muxed analog input pins to the XADC unit of the Zynq device. 6 pins are exposed to female pin header J4, 1 to male pin header J11. The pins are muxed by the TI High Speed CMOS 8-Channel Analog Multiplexer CD74HC4051 (U10). There is between the analog output of the multiplexer IC and the differential analog input of the Zynq device an operational amplifier (U11) configured in voltage-follower circuit transforming the single analog output signal of the multiplexer IC to the differential analog signal, which is connected to the differential XADC input pins of the Zynq device, pin G7, H7.

The analog input channels can be selected by the pins 'AMUX_SO', 'AMUX_S1' and 'AMUX_S2', which are connected to the Zynq PL bank 34, pin G12, H12, G11:

Analog Input Channel

[AMUX_S2:AMUX_S1:AMUX_S0]

Connector pinNote
AIN0000J4-1-
AIN1001J4-2-
AIN2010J4-3-
AIN3011J4-4-
AIN4100J4-5-
AIN5101J4-6-
AIN6110J11-1-
VIN_SENSE111-half divided 5V input supply voltage

Table 11: Selecting multiplexer analog input channels


Another feature of the analog interface capacities of the XADC units of the Zynq device are the Auxiliary Analog Inputs of the Zynq device's PL bank 35 (see Xilinx document UG480, section 'Auxiliary Analog Inputs'). With 6 pins of female pin header J4 3 analog differential pairs can be created:

Analog differential Input Pin Pair

Connector pin

Connector pinNote
IO_L1P_T0_AD0P_35, pin F12
IO_L1N_T0_AD0N_35, pin E13
J4-3
J4-1
AIN2
AIN0
I/O's also usable in digital mode

IO_L2P_T0_AD8P_35, pin F11
IO_L2N_T0_AD8N_35, pin E12

J4-4
J4-2
AIN3
AIN1
I/O's also usable in digital mode

IO_L3P_T0_DQS_AD1P_35, pin F13
IO_L3N_T0_DQS_AD1N_35, pin F14

J4-6
J4-5
AIN5
AIN4
I/O's also usable in digital mode

Table 12: Auxiliary Analog Inputs of the Zynq device

Note: These 6 auxiliary analog inputs pins are analog inputs are shared with PL bank pins and can be used as regular digital I/O's.

On-board Peripherals

DDR Memory

TE0723 module has up to 512-MBytes of DDR3L SDRAM arranged into 32-bit wide memory bus providing total of 1 GBytes of on-board RAM. Different memory sizes are available optionally.

Quad SPI Flash Memory

On-board quad SPI Flash memory S25FL127S (U5) is used to store initial FPGA configuration. Besides FPGA configuration, remaining free flash memory can be used for user application storage. All four SPI data lines are connected to the Zynq SoC's PS, allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the bus width and clock frequency used.

FTDI FT2232H IC

The FTDI chip U3 converts signals from USB2.0 to a variety of standard serial and parallel interfaces. Refer to the FTDI data sheet to get information about the capacity of the FT2232H chip.
FTDI FT2232H chip is used in MPPSE mode for JTAG, 14 I/O's of Channel B are routed to PL bank 34 of the Zynq SoC and are usable for example as UART interface.

The configuration of FTDI FT2232H chip is stored with Xllinx License on EEPROM U6. Please note the warning in section "USB2 to JTAG/UART Adapter" to not overwrite or delete the Xilinx License on the EEPROM U6

Table 6: ESP8266 Wi-Fi module interface

I²C Interface

I2C interface pins SCL and SDA from the Zynq SoC PL bank 34 are connected to the connector J1. There are no on-board I²C slave devices.

...

Table 7: Zynq SoC I2C interface

On-board Peripherals

DDR Memory

TE0723 module has up to 512-MBytes of DDR3L SDRAM arranged into 32-bit wide memory bus providing total of 1 GBytes of on-board RAM. Different memory sizes are available optionally.

Quad SPI Flash Memory

On-board quad SPI Flash memory S25FL127S (U5) is used to store initial FPGA configuration. Besides FPGA configuration, remaining free flash memory can be used for user application storage. All four SPI data lines are connected to the Zynq SoC's PS, allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the bus width and clock frequency used.

FTDI FT2232H IC

The FTDI chip U3 converts signals from USB2.0 to a variety of standard serial and parallel interfaces. Refer to the FTDI data sheet to get information about the capacity of the FT2232H chip.
FTDI FT2232H chip is used in MPPSE mode for JTAG, 14 I/O's of Channel B are routed to PL bank 34 of the Zynq SoC and are usable for example as UART interface.

The configuration of FTDI FT2232H chip is stored with Xllinx License on EEPROM U6. Please note the warning in section "USB2 to JTAG/UART Adapter" to not overwrite or delete the Xilinx License on the EEPROM U6

High-speed USB2 ULPI PHY

Hi-speed USB2 ULPI PHY (U18) is provided with USB3320 from Microchip. The ULPI interface is connected to the Zynq SoC's PS USB0 via MIO28..39, bank 501 (see also section). The I/O voltage is fixed at 3.3V and PHY reference clock input is supplied from the on-board 52.000000 MHz oscillator (U14).

Microwire Serial EEPROM

There is a 2-Kbit (128 x 16-bit organization) Microwire compatible serial EEPROM 93AA56B (U6) connected to the FTDI FT2232H dual high-speed USB2 to multipurpose UART/FIFO (U3). This external EEPROM allows each of the FTDI FT2232H chip’s channels to be independently configured as a serial UART (RS232 mode), parallel FIFO (245) mode or fast serial (optical isolation). The external EEPROM can also be used to customize the USB VID, PID, serial number, product description strings and power descriptor value of the FT2232H for OEM applications. Other parameters controlled by the EEPROM include remote wake up, soft pull down on power-off and I/O pin drive strength.

High-

...

speed USB2 ULPI PHY

Hi-speed USB2 ULPI PHY (U18) is provided with USB3320 from Microchip. The ULPI interface

TE0723 module has a on-board TI CD74HC4051 high-speed CMOS logic analog multiplexer (U10) with 8 analog inputs from connectors J4 and J11, and single analog output connected to the operational amplifier (see next section).

Low-power Operational Amplifier

8-input analog multiplexer output is connected to the on-board Microchip Technology MCP6001 operational amplifier (U11). Amplifier output is connected to the Zynq SoC's PS bank 0, XADC dedicated differential analog input pins VP_0 and VN_0USB0 via MIO28..39, bank 501 (see also section). The I/O voltage is fixed at 3.3V and PHY reference clock input is supplied from the on-board 52.000000 MHz oscillator (U14).

Oscillators

The module has following reference clock signals provided by on-board oscillators:

SourceSignalFrequencyDestinationPin NameNotes
U14

PS_CLK

52.000000 MHz

U1

PS_CLK_500

Zynq SoC PS subsystem main clock.

U14

OTG-RCLK

52.000000 MHz

U18

REFCLK

USB3320C PHY reference clock.

U7OSCI12.000000 MHzU3OSCI

FT2232H oscillator input.

Table 813: Reference clock signals.

...

There are three LEDs on-board TE0723:

LEDColorConnected TotoDescription and Notes
D2RedMIO9, U1Zynq PS bank 500, pin MIO9User LED.
D6

Green

U1, Zynq PL bank 34, pin G14FPGA_User LED.
D7

Green

3.3V

PWR_LED, power-on LED
Indicating 3.3V voltage level.

Table 914: On-board LEDs.

Power and Power-On Sequence

...

 Module VariantXilinx Zynq SoC

DDR3L SDRAM

ARM Cores

PL Cells

LUTsFlip-Flops

Block RAM

DSP Slices

TE0723-02XC7Z010-1CLG225C128 MBytesDual-core28K17,6K35,2K2.1 MBytes80
TE0723-03MXC7Z010-1CLG225C512 MBytesDual-core28K17,6K35,2K2.1 MBytes80
TE0723-03-07S-1CXC7Z007S-1CLG225C512 MBytesSingle-core23K14,4K28,8K1.8 MBytes66

...