...
Excerpt |
---|
- QSPI
- SDK
- Custom Carrier (with other MIO settings as TEBF0808)minimum PS Design with available module components only)
- Special FSBL for QSPI Programming
|
Revision History
HTML |
---|
<!--
- Add changes from design
- Export PDF to download, if vivado revision is changed!
--> |
Date | Vivado | Project Built | Authors | Description |
---|
2017122024 | TE0808-test_board-vivado_2017. |
2072017122019250120180115084954.zip TE0808-test_board_noprebuilt-vivado_2017. |
2072017122019244820180115085020.zip | John Hartfiel |
Update 112220 | 2017.2 | TE0808-test_board-vivado_2017.2-build_ |
052017112208021120171220192501.zip TE0808-test_board_noprebuilt-vivado_2017.2-build_ |
052017112208022820171220192448.zip | John Hartfiel | |
CSV FileRegenerate design1622 | 2017.2 | TE0808-test_board-vivado_2017.2-build_05_ |
2017111615154520171122080211.zip TE0808-test_board_noprebuilt-vivado_2017.2-build_05_ |
2017111615160020171122080228.zip | John Hartfiel | - Update Board Part CSV File
|
with |
2017-11-16 | 2017.2 | TE0808-test_board-vivado_2017.2-build_05_20171116151545.zip TE0808-test_board_noprebuilt-vivado_2017.2-build_05_20171116151600.zip | John Hartfiel | - Update Board Part CSV File with new Flash assembly variants
|
2017-11-13 | 2017.2 | TE0808-test_board-vivado_2017.2-build_05_20171113140954.zip TE0808-test_board_noprebuilt-vivado_2017.2-build_05_20171113141908.zip | John Hartfiel | |
Release Notes and Know Issues
...
Software | Version | Note |
---|
Vivado | 2017.24 | needed |
SDK | 2017.24 | needed |
Hardware
HTML |
---|
<!--
Hardware Support
--> |
...
Note: Design contains also Board Part Files for TE0808+TEBF0808 configuration, this boart part files are not used for this reference design. * Only different Flash size.
Design supports following carriers:
Carrier Model | Notes |
---|
Custom PCB | use simple Board Part files, if MIO connected is different to TEBF0808 |
TEBF0808 | Used as reference carrier. |
TEBT0808 | Change manually UART0 to UART1 (MIO68...69) and regenerate design |
...
Reference Design is available on:
Design Flow
HTML |
---|
<!--
Basic Design Steps
Add/ Remove project specific
--> |
...
- _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:
- Press 0 and enter for minimum setup
- (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x:\<design name>)
- Create Project
- Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"
Note: Select correct one, see TE Board Part Files
Important: Use Board Part Files, which did not ends with *_tebf0808
- Create HDF and export to prebuilt folder
- Run on Vivado TCL: TE::hw_build_design -export_prebuilt
Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
- Generate Programming Files with HSI/SDK
- Run on Vivado TCL: TE::sw_run_hsi
Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv" - (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_sdk
Note: See SDK Projects
...
HTML |
---|
<!--
Example:
Connect JTAG and power on PCB
(if not done) Select
correct device and Xilinx install path on "design_basic_settings.cmd"
and create Vivado project with "vivado_create_project_guimode.cmd" or
open with "vivado_open_project_guimode.cmd", if generated.
Type on Vivado Console: TE::pr_program_flash_mcsfile -swapp u-boot
Note: Alternative use SDK or setup Flash on Vivado manually
Reboot (if not done automatically)
--> |
- Connect JTAG and power on carrier with module
- Open Vivado Project with "vivado_open_existing_project_guimode.cmd" or if not created, create with "vivado_create_project_guimode.cmd"
- Type on Vivado TCL Console: TE::pr_program_flash_binfile -swapp hello_te0808
Note: To program with SDK/Vivado GUI, use special FSBL (zynqmp_fsbl_flash) on setup - Select JTAG as Boot Mode (see Carrier Description and ZynqMP TRM)
- Connect JTAG to Host PC
- Power On
- Open Vivado Hardware Manager with Auto Connect
- Right Click to FPGA Device XCU... and select Add Configuration Memory Device
- Select correct Flash Typ (see schematics or FPGAFLASHTYP on test_board/board_files/TE0808_board_files.csv)
- Open Program Configuration Memory Device
- Configuration file: test_board/prebuilt/boot_image/<short dir>/hello_te0808/Boot.bin
- Zynq FSBL: test_board/prebuilt/software/<short dir>/zynqmp_fsbl.elf
Program Device Flash
Use SDK instead of Vivado is also possible, see: SDK Projects#Xilinx%22HelloWorld%22onZynqMP
SD
This does not work, because SD controller is not selected on PS.
JTAG
Load configuration and Application with SDK Debugger into device, see:
...
- Prepare HW like described on section Programming
- Connect UART USB (most cases same as JTAG)
- Select QSPI Card as Boot Mode
Note: See TRM of the Carrier, which is used. - Power On PCB
Note: 1. ZynqMP Boot ROM loads PMU Firmware and FSBL from QSPI into OCM, 2. FSBL loads Application application into DDR
Debugging:
...
Application
FSBL
Xilinx default FSBL
zynqmp_fsbl_flash
TE modified 2017.4 FSBL
Changes:
- Set FSBL Boot Mode to JTAG
- Disable Memory initialisation
Hello TE0808
Hello TE0808 is a Xilinx Hello World example as endless loop instead of one console output.
...
Date | Document Revision | Authors | Description |
---|
Page info |
---|
| modified-date |
---|
| modified-date |
---|
dateFormat | yyyy-MM-dd |
---|
|
| Page info |
---|
| current-version |
---|
| current-version |
---|
prefix | v. |
---|
|
| Page info |
---|
| modified-user |
---|
| modified-user |
---|
|
| |
2017-12-20 | v.14 | John Hartfiel | - Design Update
- typo correction on documentation
|
2017-11-22 | v.10 | John Hartfiel | - Update assembly versions with new Flash size
- Udate HW Table Name
- Update Design
|
2017-11-14 | v.6 | John Hartfiel | |
| All | Page info |
---|
| modified-users |
---|
| modified-users |
---|
|
| |
...