...
...
On-board QSPI flash memory S25FL127SABMFV10 is used to store initial FPGA configuration. Datasheet is provided here. Besides FPGA configuration, remaining free flash memory can be used for user application and data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the selected bus width and clock frequency used.
Schematic | MIO Pin | Pull up/down | Notes |
---|---|---|---|
SPI_CS | MIO15 | Up | On-board RTC, and EEPROM |
SPI_DQ0 | MIO146 | Up | On-board RTC, and EEPROM |
The RV-3029-C3 is an ultra miniature Real-Time-Clock Module with embedded Crystal. This RTC has an I2C Bus (2-wire SerialInterface) and offers temperature compensated time. The STC-Smart Temperature Compensation is calibrated in the factory and leads to a very high time-accuracy of ± 6ppm from -40°C to +85°C and ± 8ppm from -40°C to +125°C.
Schematic | MIO Pin | Pull up/down | Notes |
---|---|---|---|
I2C0_SDA | MIO15 | Up | On-board RTC, and EEPROM |
I2C0_SCL | MIO146 | Up | On-board RTC, and EEPROM |
The Microchip Technology Inc. 24LC64 is a 64 Kbit Electrically The Microchip Technology Inc. 24LC64 is a 64 Kbit Electrically Erasable PROM. The device is organized as a single block of 8K x 8-bit memory with a 2-wire serial interface. Lowvoltage design permits operation down to 1.7V, with standby and active currents of only 1 μA and 3 mA, respectively. It has been developed for advanced, lowpower applications such as personal communications or data acquisition. The 24LC64 also has a page write capability for up to 32 bytes of data. Functional address lines allow up to eight devices on the same bus, for up to 512 Kbits address space.
Schematic | MIO Pin |
---|
LEDs
Pull up/down | Notes | ||
---|---|---|---|
I2C0_SDA | MIO15 | Up | On-board RTC, and EEPROM |
I2C0_SCL | MIO146 | Up | On-board RTC, and EEPROM |
LEDs
SchematicDesignator | Color | Connected to | Active Level | IO Standard |
---|---|---|---|---|
D9 | Green | DONE | Low | not applicable |
D8 | RED | MIO7 | High | not applicable |
D4 | Green | PL pin V18 | High | LVCMOS33 |
...
There are two 100 MBit Extreme Temperature Ethernet PHY's DP83848Ethernet DP83848-EP are provided by Texas Instrument on the board. Datasheet is provided TI website, Literature number SNLS208H. Both PHY's are connected with all I/O Pins to FPGA Bank 34 (VCCIO = 3.3V). PHY Clock 25 MHz source is provided from MEMS Oscillator. There is no sharing of signals for the two PHY's.
...
Both PHY's must be operated in MII Mode, other modes are not supported. It is possible to use PS ENET0 or ENET1 via EMIO routing or Ethernet IP Cores implemented in PL Fabric.
Schematic | ETH1 | ETH2 | Pullup | Notes |
---|---|---|---|---|
CTREF | J3-57 | J3-25 | Magnetics center tap voltage | |
TD+ | J3-58 | J3-28 | on-board | |
TD- | J3-56 | J3-26 | on-board | |
RD+ | J3-52 | J3-22 | on-board | |
RD- | J3-50 | J3-20 | on-board | |
LED1 | J3-55 | J3-23 | on-board | |
LED2 | J3-53 | J3-21 | on-board | |
LED3 | J3-51 | J3-19 | on-board | |
POWERDOWN/INT | L21 | R20 | on-chip | It is recommended to configure FPGA I/O as input with Pullup or as output driving 1 if Interrupt not used. |
RESET_N | M15 | R16 | on-chip | It is recommended to configure FPGA I/O as input with Pullup or as output (active low PHY Reset). |
...