...
Scroll Title |
---|
anchor | Table_OV_IDS |
---|
title | Initial delivery state of programmable devices on the module |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
device nameDevice | Symbol | Content |
---|
Quad SPI Flash | U13 | Not Programmed | EEPROM | U11 | Not Programmed |
|
Control Signals
Page properties |
---|
|
- Overview of Boot Mode, Reset, Enables,
|
...
Scroll Title |
---|
anchor | Table_OV_BP |
---|
title | Boot process. |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Signal | FPGA Bank | Pin | B2B | Signal State | Boot Mode |
---|
Boot_R |
500 |
E4 |
J2-11 | Low | QSPI | Boot_R | 500 | E4 | J2-11 | High | SD Card |
|
Reset
Zynq-7020SoC includes a reset that is driven by the reset system. Hardware resets are driven by the power-on reset signal (Reset) connected to carrier and the system reset signal (PS_SRST_B) connected to VMIO, it means after power on the PS will be reset.
...
Scroll Title |
---|
anchor | Table_OBP_MIOs |
---|
title | MIOs pins |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
MIO Pin | Schematic | Notes |
---|
MIO0 | MIO0 | RTC interrupt | MIO1 | SPI_CS | SPI Flash | MIO2-5 | SPI_DQ0 | /M0SPI Flash | MIO3 | SPI_DQ1/M1 | SPI Flash | MIO4 | SPI_DQ2/M2 | SPI Flash | MIO5 | SPI_DQ3/M3-3/M0-3 | SPI Flash | MIO6 | SPI_SCK/M4 | SPI Flash clock | MIO7 | LED RED | LED | MIO8 | D | CAN Transceiver | MIO9 | R | CAN Transceiver | MIO10 | IO_0 | JM1-7 | MIO11 | IO_1 | JM1-9 | MIO12 | IO_2 | JM1-11 | MIO13 | IO_3 | JM1-13 | MIO14 | SCL | EEPROM | MIO15 | SDA | EEPROM | MIO16-MIO53 | PS_MIOxx | Bank 501 |
|
UART
There is no fixed mapping for PS7 UART, if needed it can be mapped to free pins from MIO1 Bank or via EMIO to PL pins.
...