...
Clock Source | Schematic Name | Frequency | Clock Input Destination | ||||
---|---|---|---|---|---|---|---|
SiTime SiT8008BI oscillator, U10 | USB0_RCLK | 52.000000 MHz | USB 2.0 transceiver PHY U9, pin 26 | ||||
SiTime SiT8008BI oscillator, U13 | ETH_CLK | 25.000000 MHz | Gigabit Ethernet PHY U12, pin 34 | ||||
SiTime SiT8008BI oscillator, U7 U21 | - | 25.000000 MHz | Quad PLL clock generator U16U35, pin 3 | ||||
SiTime SiT8008BI DSC1123 oscillator, U12U23 | PSB505_CLKCLK1 | 33150.333333 0000 MHz | Bank 500 (MIO0 bank), pin B24 | PS GT Bank 505, dedicated for SATA interface | |||
DSC1123 oscillator, U6 optional, not equipped | B505_CLK0 | 100.0000 MHz | PS GT Bank 505, dedicated for USB/PCIe interface | ||||
Silicon Labs 570FBB000290DG, U45 optional, not equipped | B47_L5 (LVDS) | 250.MHz | HD Bank 47 clock input | SiTime SiT8008BI oscillator, U33 | OTG-RCLK | 52.000000 MHz | USB 2.0 transceiver PHY U32, pin 26 |
SiTime SiT8008BI oscillator, U9U25 | ETHCLK_CLKINCPLD | 25.000000 576000 MHz | Gigabit Ethernet PHY U7System Controller CPLD U35, pin 34128 |
Table 10: Reference clock signal oscillators
...