Download a PDF version of this document.
The Trenz Electronic TEBF0808 board is a carrier for Trenz TE0803, TE0807 and TE0808 SoMs, which are equipped with AMD Zynq Ultrascale+ MPSoCs.
It exposes the SoMs B2B connectors to a whole range of basic PC, consumer and development IO connectors. These connectors provide the grounds for testing, evaluation and development purposes.
The carrier board is designed for Mini-ITX Form Factor, which makes it capable to be fitted into a PC enclosure. On the PC enclosure's rear and front panel, interfaces and connectors are accessible. Intel-PC compatible headers are available for the front panel.
Refer to http://trenz.org/tebf0808-info for current online available documentation.
1) Available as assembly variant or upon request.
2) Pin/Package-compatible sizes upon request.
Storage device name | Content | Notes |
|---|---|---|
System Controllers (U17 / U39) | Firmware | Refer to TEBF0808 CPLD Firmware / TEBF0808 CPLD for more information. |
Programmable Clock Generator (SI5338A-B-GMR) | Not programmed | |
Programmable Oscillator (570FBB000290DG) | Not programmed | Device is optional / Carrier variant dependent. |
EEPROM (U5 / U24) | Not programmed | |
EEPROM with MAC (U36 / U41 / U42) | Not programmed | MAC is burned-in by manufacturer. |
TE0790 adapter for SoM (J12) | Firmware | Refer to TE0790 TRM Documentation for more information. |
TE0790 adapter for System Controller (J28) | Firmware | Refer to TE0790 TRM Documentation for more information. |
Connector Type | Designator | Interface | IO count | Notes |
|---|---|---|---|---|
B2B | J1 | MGT FMC | 10x MGT (RX/TX) | |
B2B | J1 | MGT SFP+ | 2x MGT (RX/TX) | |
B2B | J1 | IO | 48x SE / 24x DIFF | |
B2B | J2 / J3 | CLK loopback | 1x DIFF | CLK loop from J2.13/15 to J3.59/61 (CLK7 / B230_CLK1) |
B2B | J2 | CLK out | 1x DIFF | Oscillator U23 (B505_CLK1) |
B2B | J2 | CLK out | 1x DIFF | PCIe inferred CLK B505_CLK0 |
B2B | J2 | CLK in | 1x DIFF | CLK8 - Input to CLK generator U35. |
B2B | J2 | CLK in | 1x DIFF | CLK0 - Input to PCIe CLK fanout U56. |
B2B | J2 | MGT FireFly | 4x MGT (RX/TX) | |
B2B | J2 | MGT Displayport | 1x MGT (TX) | |
B2B | J2 | MGT SATA | 1x MGT (RX/TX) | |
B2B | J2 | MGT USB 3.0 | 1x MGT (RX/TX) | |
B2B | J2 | MGT PCIe 2.0 | 1x MGT (RX/TX) | |
B2B | J3 | IO | 22x SE / 11x DIFF | |
B2B | J3 | GPIO | 18x SE | Connected to the System Controllers. Shared between them, SC/U17 - 10x SE, SC/U39 - 8x SE. |
B2B | J3 | CLK out | 1x DIFF | Optional MGT B230 CLK |
B2B | J3 | CLK out | 1x DIFF | SMA J33 |
B2B | J3 | MGT FMC CLK | 2x DIFF | |
B2B | J3 | HD Audio | 4x SE | Data, Bit and Frame CLK |
B2B | J3 | e.MMC | 11x SE | |
B2B | J3 | MIO | 19x SE | Connected to the System Controllers. Shared between them, SC/U17 - 4x SE, SC/U39 - 15x SE |
B2B | J3 | SDIO | 7x SE | |
B2B | J3 | USB ULPI | 12x SE | |
B2B | J3 | ETH RGMII | 12x SE | |
B2B | J3 | ETH MDIO | 2x SE | |
B2B | J4 | IO | 94x SE / 47x DIFF | |
B2B | J4 | IO | 3x SE | IO between SC U17 and SoM. |
B2B | J4 | IO | 4x SE | PMOD P2 to SoM. |
Test Point | REV05 | REV04 / REV03 Signal | REV02 Signal | Notes | ||
|---|---|---|---|---|---|---|
Top | Bottom | Signal | ||||
TP1 | x | USB3_ID | USB 3.0 | |||
TP2 | x | PSBATT | ||||
TP3 | x | FMC_VADJ | ||||
TP4 | x | VCC_MOD | 3.3V_MOD | |||
TP5 | x | 3.3V_PCI | ||||
TP6 | x | 5V | ||||
TP7 | x | 1.8V | ||||
TP8 | x | 3.3V_PER | ||||
TP9 | x | 1.2V | 1.25V | |||
TP10 | x | 3V3SB | ||||
TP11 | x | 12V_input_A | 12V | |||
TP12 | x | U4C VDD_EFUSE | Not used | |||
TP13 | x | LDO_3.3V | ||||
TP14 | x | PLL_FDEC | Not used | |||
TP15 | x | PLL_3V3 | ||||
TP16 | x | PLL_FINC | Not used | |||
TP17 | x | U22 pin PG | Not used | |||
TP18 | x | DP_TX_PWR | U31 OUT | |||
TP19 | x | DP_TX_HPD | ||||
TP20 | x | U26 pin PG | Not used | |||
TP21 | x | U29 pin PG | Not used | |||
TP22 | x | U18 pin PG | Not used | |||
TP23 | x | 12V_input_A_Fused | Not used | |||
TP24 | x | 12V_input_B | Not used | |||
TP25 | x | 12V_input_B_Fused | Not used | |||
TP26 | Not used | |||||
TP27 | Not used | |||||
TP28 | x | GND | ||||
TP29 | x | GND | ||||
TP30 | x | GND | ||||
TP31 | x | GND | ||||
TP32 | x | GND | ||||
TP33 | x | USB0_ID | USB 2.0 | |||
TP34 | Not used | |||||
TP35 | Not used | |||||
TP36 | x | SI_PLL_1V8 | ||||
Chip/Interface | Designator | Connected to | Notes |
|---|---|---|---|
System Controller | U17 |
| Refer to TEBF0808 CPLD Firmware / TEBF0808 CPLD for more information. |
System Controller | U39 |
| Refer to TEBF0808 CPLD Firmware / TEBF0808 CPLD for more information. |
ETH PHY | U12 |
| |
USB 3.0 PHY | U4 |
| |
USB 2.0 PHY | U9 |
| |
HD Audio | U3 |
| |
FMC connector | J5 |
| |
SDIO switch | U15 |
| |
Fan controller 1) | U55 |
| |
Smart Fan switch 1) | U48 |
| |
I2C switch | U16 |
| |
I2C switch | U27 |
| |
EEPROM | U5 |
| Intended for USB 3.0 PHY. |
EEPROM | U24 |
| |
EEPROM with MAC | U36 / U41 / U42 |
| |
PMOD | P1 / P3 |
| |
| PMOD | P2 |
| |
IO Expander | U38 |
| |
IO Expander | U44 |
| |
XMOD / TE0790 | J12 |
| Refer to TE0790 TRM Documentation for more information. |
XMOD / TE0790 | J28 |
| Refer to TE0790 TRM Documentation for more information. |
Bus transceiver | U32 |
| |
Bus transceiver | U33 |
| |
Clock Generator | U35 |
| |
Clock Fanout | U59 |
| |
Oscillator programmable 1) | U45 |
| |
Crystal | Y1 |
| 26 MHz |
Oscillator | U7 |
| 25 MHz |
Oscillator | U23 |
| 150 MHz |
Oscillator | U25 |
| 24.576 MHz for HD Audio |
Oscillator | U13 |
| 25 MHz |
Oscillator | U10 |
| 52 MHz |
1) Assembly option.
Signal Name | Connector Type | Connector.Pin | Direction 1) | Description |
|---|---|---|---|---|
ERR_STATUS | B2B | J2.86 | IN | SoM PS Error Status 2) 3) |
ERR_OUT | B2B | J2.88 | IN | SoM PS Error Out 2) 3) |
SRST_B | B2B | J2.96 | OUT | Processor system reset signal 2) 3) |
INIT_B | B2B | J2.98 | IN | FPGA initialisation pin or configuration error signal 2) 3) |
PROG_B | B2B | J2.100 | OUT | Reset for configuration logic 2) 3) |
PUDC_B | B2B | J2.127 | OUT | Set the state of internal pull-up resistors for Selected IO Definitions after power-up and during configuration 2) 3) |
MR | B2B | J2.83 | OUT | Manuel reset / Power-on reset signal to the SoMs SoCs Programmable Logic and Processing System 2) 3) |
DONE | B2B | J2.116 | IN | Programming system initialisation finished signal 2) 3) |
MODE3 / MODE2 / MODE1 / MODE0 | B2B | J2.103 / J2.105 / J2.107 / J2.109 | OUT | SoM Boot Mode 2) 3) |
EN_LPD | B2B | J2.108 | OUT | Enable Low Power Domain voltage 2) |
LP_GOOD | B2B | J2.106 | IN | Signals state of Low Power Domain voltage 2) |
EN_FPD | B2B | J2.102 | OUT | Enable Full Power Domain voltage 2) |
PG_FPD | B2B | J2.110 | IN | Signals state of Full Power Domain voltage 2) |
EN_PL | B2B | J2.101 | OUT | Enable Programmable Logic voltage 2) |
PG_PL | B2B | J2.104 | IN | Signals state of Programmable Logic voltage 2) |
EN_PSGT | B2B | J2.84 | OUT | Enable Processor System Gigabit Transceiver voltages 2) |
PG_PSGT | B2B | J2.82 | IN | Signals state of Processor System Gigabit Transceiver voltages 2) |
EN_DDR | B2B | J2.112 | OUT | Enable DDR voltage 2) |
PG_DDR | B2B | J2.114 | IN | Signals state of DDR voltage 2) |
EN_GT_L | B2B | J2.79 | OUT | Enable SoMs left Gigabit Transceiver voltage 2) |
PG_GT_L | B2B | J2.97 | IN | Signals state of left Gigabit Transceiver voltage 2) |
EN_GT_R | B2B | J2.95 | OUT | Enable right Gigabit Transceiver voltage 2) |
PG_GT_R | B2B | J2.91 | IN | Signals state of right Gigabit Transceiver voltage 2) |
EN_PLL_PWR | B2B | J2.77 | OUT | Enable PLL voltage 2) |
PG_PLL_1V8 | B2B | J2.80 | IN | Signals state of the SoM PLL voltage 2) |
PLL_SEL_0 | B2B | J2.93 | OUT | SoM PLL clock selection 2) |
PLL_SEL1 | B2B | J2.87 | OUT | SoM PLL clock selection 2) |
PLL_FINC | B2B | J2.81 | OUT | SoM PLL frequency incrementation 2) |
PLL_FDEC | B2B | J2.94 | OUT | SoM PLL frequency decrementation 2) |
PLL_LOLn | B2B | J2.85 | IN | SoM PLL loss of lock status 2) |
PLL_RST | B2B | J2.89 | OUT | SoM PLL reset 2) |
| B66_T3 / B66_T2 / B66_T1 / B66_T0 | B2B | J1.141 / J1.143 / J1.145 / J1.147 | IN | Control direction of IO signals (4x SE) from and to FMC via U33. |
| PUDC_B | DIP switch | S4A | IN | Set state of internal pull-up resistors for selected IO pins after power-up and during configuration 2) 3) |
| - | DIP switch | S4B | - | Not connected |
| JTAGENB | DIP switch | S4C | IN | Select JTAG target 2) 3) |
| 12V / 5V_EN / U18.EN | DIP switch | S4D | IN | Define boot behaviour of the 5 V rail. Power for FMC, USB VBUS and Display Port are enabled during boot, or after generating 5V_EN signal. |
| SC2_SW1 | DIP switch | S5A | IN | Set SoM Boot Mode 2) 3) |
| SC2_SW2 | DIP switch | S5B | IN | Set SoM Boot Mode 2) 3) |
| SC2_SW4 | DIP switch | S5C | IN | User definable. |
| SC2_SW4 | DIP switch | S5D | IN | FMC_VADJ voltage selection 2) |
PWR_BTN | Button | S1 | IN | Power on carrier and SoM 2) |
RST_BTN | Button | S2 | IN | Reset carrier and SoM 2) |
PWR_OK | ATX 24x pin | J20.8 | IN | The power supply unit signals that it has passed its internal self-tests and outputs have stabilised. |
PS_ON_N | ATX 24x pin | J20.16 | OUT | Turn power supply unit on/off. Inverted signal logic. |
HD_LED_P / HD_LED_N | Front IO panel | J10.1 / J10.3 | OUT | Hard drive activity LED |
PWRLED_P / PWRLED_N | Front IO panel | J10.2 / J10.4 | OUT | Power / Sleep / Message waiting LED |
RST_BTN | Front IO panel | J10.7 | IN | Reset button |
PWR_BTN | Front IO panel | J10.6 | IN | Power button |
SNS_SEND | HD Audio IO panel | J9.7 | IN | Audio jack detection sense line |
JTAG ( TCK / TDI / TDO / TMS) | B2B | J2.120 /J2.122 / J2.124 / J2.126 | Signal dependent | JTAG for SoM |
JTAG ( TCK / TDI / TDO / TMS) | Adapter / TE0790 | J12.4 / J12.8 / J12.10 / J12.12 | Signal dependent | JTAG for SoM |
JTAG ( C_TCK / C_TDI / C_TDO / C_TMS) | Adapter / TE0790 | J28.4 / J28.8 / J28.10 / J28.12 | Signal dependent | JTAG for System Controllers and FMC |
JTAG ( FMC_TCK / FMC_TMS / FMC_TDi / FMC_TDO ) | FMC HPC | J5F.D29 / J5F.D33 / J5F.D30 / J5F.D31 | Signal dependent | JTAG for FMC connector |
CON_NTRST | Box header | J30.3 | IN | JTAG reset 2) 4) |
CON_RTCK | Box header | J30.11 | Return Test Clock pin, echos test clock signal 2) 4) | |
CON_sRST | Box header | J30.15 | IN | SoC ARM Core reset 2) 4) |
JTAG ( CON_TDI / CON_TMS / CON_TCK / CON_TDO ) | Box header | J30.5 / J30.7 / J30.9 / J30.13 | Signal dependent | Named CON_JTAG in schematic and PJTAG in firmware description. JTAG for SoM ARM core. 2) 4) |
MIO26 / MIO27 / MIO28 / MIO29 | B2B | J3.26 / J3.27 / J3.28 / J3.29 | Signal dependent | Named CON_JTAG in schematic and PJTAG in firmware description. JTAG for SoM ARM core. 2) 4) |
I2C ( PLL_SCL / PLL_SDA) | B2B | J2.90 / J2.92 | Signal dependent | I2C for SoM PLL |
I2C ( PLL_SCL / PLL_SDA) | Box header | J17.3 / J17.7 | Signal dependent | I2C for SoM PLL |
I2C ( I2C_SCL / I2C_SDA ) | B2B | J3.102 / J3.104 | Signal dependent | |
I2C ( PMOD_SCL / PMOD_SDA ) | PMOD header P1 | P1.3 / P1.9 / P1.4 / P1.10 | Signal dependent | |
I2C ( EXT_SCL / EXT_SDA ) | PMOD header P3 | P3.3 / P3.9 / P3.4 / P3.10 | Signal dependent | |
I2C ( FFA_SDA / FFA_SCL ) | Pin header | J34.1 / J34.3 J15.7 / J15.8 | Signal dependent | I2C Firefly |
I2C ( SFP1_SDA / SFP1_SCL ) | SFP+ | J14.T4 / J14.T5 | Signal dependent | I2C SFP+ cage 1 / J14A |
I2C ( SFP2SDA / SFP2SCL ) | SFP+ | J14.L4 / J14.L5 | Signal dependent | I2C SFP+ cage 2 / J14B |
I2C ( FMC_SCL / FMC_SDA ) | FMC HPC | J5F.C30 / J5F.C31 | Signal dependent | I2C for FMC |
1) Direction:
IN: Input from the point of view of this board.
OUT: Output from the point of view of this board.
2) Refer to TEBF0808 CPLD Firmware / TEBF0808 CPLD for more information.
3) Refer to AMD UG1085 for additional information.
4) Refer to ARM JTAG 20 for additional information.
Power Rail Name / Schematic Name | Connector.Pin | Direction 1) | Notes |
|---|---|---|---|
12V_input_A | J20.10 / J20.11 | IN | Carrier powered via ATX supply. Over voltage and under voltage protection trigger at 13 V / 11 V. |
| 5VSB | J20.9 | IN | Alternative input for U43. |
12V_input_B | J25.1 | IN | Carrier powered via barrel jack (2.1 mm). Over voltage and under voltage protection trigger at 13 V / 11 V. |
VCC_MOD | J1.151 / J1.153 / J1.155 / J1.157 / J1.159 J2.138 / J2.140 / J2.142 / J2.144 J2.153 / J2.154 / J2.155 / J2.156 / J2.157 / J2.158 / J2.159 / J2.160 J3.157 / J3.158 / J3.159 / J3.160 | OUT | SoM main supply |
1.8V | J3.43 / J3.44 | OUT | IO supply |
| VBATT 2) | B1 | IN | Supplied by battery. |
PSBATT 2) | J2.125 | OUT | Backup supply to SoM. |
FMC_VADJ | J1.90 / J1.120 J3.15 / J3.16 J4.58 / J4.69 / J4.105 / J4.106 | OUT | Supply SoM banks with variable FMC IO voltage |
VREF_A_M2C | J1.108 / J4.15 / J4.88 / J5G.H1 | OUT / IN | SoM IO supply, supplied via FMC. |
PLL_3V3 | J3.154 | OUT | Supply SoM PLL. |
DDR_1V2 | J2.135 | IN | Not used in carrier. |
SI_PLL_1V8 | J3.151 | IN | Not used in carrier. |
PS_1V8_p99 | J2.99 | IN | Not used in carrier. |
PS_1V8_p147 | J3.147 | IN | Not used in carrier. |
PS_1V8_p148 | J3.148 | IN | Not used in carrier. |
PL_1V8_p91 | J1.91 | IN | Not used in carrier. |
PL_1V8_p121 | J1.121 | IN | Not used in carrier. |
1) Direction:
2) PSBATT is the LDO regulated output of VBATT.
| Sequence | Net name | Recommended Voltage Range | Pull-up/down | Description | Notes |
|---|---|---|---|---|---|
| 0 | - | - | - | Configuration signal setup. | See Configuration and System Control Signals. |
| 1 | 12V_input_A 12V_input_B | 12 V (± 5 %) 12 V (± 5 %) | - - | Main Power supply. | Carrier power supply. Either ATX (Input A) or power jack (Input B). ATX 5 V supply is optional. |
| 2 | PWR_BTN | - | - | Power button S1 |
5.2 x 7.6 cm UltraSoM+ carrier use four Samtec Razor Beam LP Socket Strip (SS5) on the top side.
When using the standard type on baseboard and module, the mating height is 5 mm.
Other mating heights are possible by using connectors with a different height:
| Order number | REF number | Samtec Number | Type | Contribution to stacking height | Comment |
|---|---|---|---|---|---|
| 27219 | REF192552-01 | SS5-80-3.50-L-D-K-TR | Baseboard connector | 3.5mm | Standard connector used on carrier |
| 27018 | REF-189545-02 | SS5-80-3.00-L-D-K-TR | Baseboard connector | 3 mm | Assembly option on request |
| 27220 | REF-192552-02 | ST5-80-1.50-L-D-P-TR | Module connector | 1.5 mm | Standard connector used on modules |
| 27017 | REF-189545-01 | ST5-80-1.00-L-D-P-TR | Module connector | 1 mm | Assembly option on request |
The module can be manufactured using other connectors upon request.
Current rating of Samtec Razor Beam LP Terminal/Socket Strip ST5/SS5 B2B connectors is 1.5 A per pin (1 pin powered per row).
The connector speed rating depends on the stacking height:
Stacking height | Speed rating |
|---|---|
| 4 mm, Single-Ended | 13GHz/26Gbps |
| 4 mm, Differential | 13.5GHz/27Gbps |
| 5 mm, Single-Ended | 13.5GHz/27Gbps |
| 5 mm, Differential | 20GHz/40 Gbps |
The SS5/ST5 series board-to-board spacing is currently available in 4mm (0.157"), 4.5mm (0.177") and 5mm (0.197") stack heights.
The data in the reports is applicable only to the 4mm and 5mm board-to-board mated connector stack height.
| File | Modified | |
|---|---|---|
| PDF File hsc-report-sma_st5-ss5-04mm_web.pdf | May 30, 2017 by Susanne Kunath | |
|
Labels |
||
| PDF File hsc-report-sma_st5-ss5-05mm_web.pdf | May 30, 2017 by Susanne Kunath | |
|
Labels |
||
| PDF File REF-192552-01.pdf | Nov 13, 2017 by John Hartfiel | |
|
Labels |
||
| PDF File REF-192552-02.pdf | Nov 13, 2017 by John Hartfiel | |
|
Labels |
||
| PDF File ss5.pdf | Nov 13, 2017 by John Hartfiel | |
|
Labels |
||
| PDF File ss5-st5.pdf | Nov 13, 2017 by John Hartfiel | |
|
Labels |
||
| PDF File ss5-xx-x.xx-x-d-k-tr-mkt.pdf | Nov 13, 2017 by John Hartfiel | |
|
Labels |
||
| PDF File st5.pdf | Nov 13, 2017 by John Hartfiel | |
|
Labels |
||
| PDF File st5-xx-x.xx-x-d-p-tr-mkt.pdf | Nov 13, 2017 by John Hartfiel | |
|
Labels |
||
| Power Rail Name/ Schematic Name | Description | Min | Max | Unit |
|---|---|---|---|---|
12V_input_A | Carrier powered via ATX supply. Overvoltage protection triggers at 13 V, undervoltage protection triggers at 11 V. | 0 | 20 | V |
12V_input_B | Carrier powered via barrel jack (2.1 mm). Overvoltage protection triggers at 13 V, undervoltage protection triggers at 11 V. | 0 | 20 | V |
5VSB | Only used, when the carrier is powered via an ATX supply / 12V_input_A . | 0 | 6.5 | V |
*) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Condition". Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.
Trenz Electronic classifies modules into temperature range categories by subsumption of its component data (PCB, ICs, connectors, passive components). The temperature ranges are values for ambient air temperature and do not reflect the junction temperature of individual components.
The categories are:
These categories do not take into account the entire custom system consisting of:
Classification of the module can be looked up here: Article Number Information i.e.: TExxxx-xx-xx'I'xx, the 'I' indicates that all components are at least in Industrial temperature class.
The temperature of individual components should not exceed the specified range due to self-heating or heating by adjacent components. The actual operating temperature range will depend on the customer design, usage, environment and cooling solution. Consult Cooling Solutions for more information.
The following table aims to be generic for all variants. The voltage ranges are consistend across assembly variants, but exceptions are possible (custom request).
| Parameter | Min | Max | Units | Reference Document |
|---|---|---|---|---|
12V_input_A | 11.4 | 12.6 | V | Schematic |
12V_input_B | 11.4 | 12.6 | V | Schematic |
5VSB | 4.5 | 5.5 | V | Schematic |
Module size: 170 mm x 170 mm / Mini-ITX form factor. Please download the assembly diagram for exact numbers.
Mating height with standard connectors: 5 mm.
| Trenz shop TEBF0808 overview page | |
|---|---|
| English page | German page |
The hardware revision number can be found on the PCB board together with the module's model number, separated by a dash.
Date | Revision | Changes | Documentation Link |
|---|---|---|---|
2024-07 | REV05 |
| |
| 2016-10 | REV04 | 1. P and N lanes swapped in FMC clock signal pairs B228_CLK0 and B229_CLK0 | |
| 20116-08 | REV03 |
| |
2016-03 | REV02 | ||
- | REV01 | Initial revision |
| Date | Revision | Contributors | Description |
|---|---|---|---|
| |||
2019-12-03 | v.97 | John Hartfiel |
|
| 2019-09-03 | v.96 | Thomas Steffens |
|
2018-07-02 | v.89 | Martin Rohrmüller |
|
2018-05-31 | v.88 | John Hartfiel |
|
| 2017-11-15 | v.86 | Ali Naseri |
|
2017-11-13 | v.82 | Ali Naseri |
|
2017-11-13 | v.80 | John Hartfiel |
|
| 2017-10-19 | v.79 | Ali Naseri |
|
2017-10-18 | v.75 | Ali Naseri |
|
2017-08-29 | v.70 | John Hartfiel |
|
| 2017-08-28 | v.69 | Ali Naseri |
|
-- | all |
|
Table 36: Document change history.
Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy
The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.
In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.
Products (incl. Software and Firmware) are exclusively designed, manufactured, and distributed for industrial applications. They are not intended, authorized, or certified for use in critical safety applications, medical devices, aerospace, nuclear, life-support, traffic-control, military, or other environments where malfunction or failure could result in personal injury, death, or significant property or environmental damage.
Trenz Electronic GmbH (“Manufacturer”) excludes any liability for inappropriate use in such contexts. The Customer bears all responsibility for verifying suitability and compliance with applicable regulations when deploying in any critical-use scenario. The Customer also agrees to indemnify and hold harmless the Manufacturer from any third-party claims or liabilities arising from such use.
No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.
The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.
To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.
REACH
Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).
RoHS
Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.
WEEE
Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).
Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.
Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.