Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

FunctionMGT LaneRequired Ref ClockClock SourceComment
PCIePS 0100 MHzSi5345 CLK0 signal of prog. PLL on mounted SoMclock signal routed on carrier board to PCIe connector J1
USB3PS 1100 MHzSi5345 CLK4 signal of prog. PLL on mounted SoM

clock signal routed internally on-module,
also optional (not equipped) 100 MHz osci. U35 configurable

SATAPS 2150 MHzOn-board oscillator U23

optional: Si5345 CLK4 signal of prog. PLL on mounted SoM

DP.0PS 327 MHzSi5345 CLK5 signal of prog. PLL on mounted SoM

DisplayPort GT SERDES clock signal,
routed internally on-module to B128

Si5345 CLK6 signal of prog. PLL on mounted SoM,
internally on-module routed to B128, has to be configured
with 157.6MHz (2 x 78.8) for DP Video Pixel Clock to work

...

FunctionMGT LaneRequired Ref ClockClock SourceComment
FireFlyB128 MGT Lanes 0..3-Si5345 CLK6 signal of prog. PLL on mounted SoMclock signal internally on-module routed to B128
SFPB230 MGT Lane 2125 / 156.25 MHzSi5345 CLK7 signal of prog. PLL on mounted SoMclock signal routed on carrier board to B230
SFPB230 MGT Lane 3125 / 156.25 MHzSi5345 CLK7 signal of prog. PLL on mounted SoMclock signal routed on carrier board to B230

Table 9:  MGT Lane Assignment

...

The TEBF0808 carrier board provides with its Mini-ITX form factor the possibility to encase the board in a PC Enclosure. For this purpose, the board is equipped with several Intel-PC compatible headers to connect them to the PC Enclosure.

...