Page History
...
| Signal Schematic Name | FPGA Direction | Description | Logic |
|---|---|---|---|
| WAKE | Input | Link reactivation | Low active |
| PERST | OutputInput | PCI Express reset input | Low active |
| PRSNT1 | Input | Reference pin for PCIe card lane size | - |
| PRSNT2 | Input | PCI Express ×1 cards | connect to PRSNT1 |
| PRSNT3 | Input | PCI Express ×4 cards | connect to PRSNT1 |
| PRSNT4 | Input | PCI Express ×8 cards | connect to PRSNT1 |
| PRSNT5 | Input | PCI Express ×16 cards | connect to PRSNT1 |
| PCIE_I²C | BiDir | 2-wire PCIE System Management Bus | - |
...
Overview
Content Tools