Page History

...

Scroll Title

anchor	Figure_OV_MC
title	TE0728 main components

draw.io Diagram

border	false
viewerToolbar	true

fitWindow	false
diagramDisplayName
lbox	true
revision	11
diagramName	TE0728_MC1
simpleViewer	true
width	300
links	auto
tbstyle	hidden
diagramWidth	572

draw.io Diagram

border	false
viewerToolbar	true

fitWindow	false
diagramDisplayName
lbox	true
revision	2729
diagramName	TE0728_MC2
simpleViewer	true
width	300
links	auto
tbstyle	hidden
diagramWidth	571

Figure 2: TE0728

Scroll Only

scroll-pdf	true
scroll-office	true
scroll-chm	true
scroll-docbook	true
scroll-eclipsehelp	true
scroll-epub	true
scroll-html	true

image link to the generate drawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed

512 MByte DDR3 SDRAM, Cypress DDR3 Memory, U1
Xilinx Automotive XA7Z020-1CLG484Q ,U2
100 MBit Ethernet transceiver DP83848, U3
3.5V to 60V step-down converter, Texas Instruments TPS54260-Q1, U4
Standard Clock Oscillators @ 25MHz 3.3V, SiTime SiT1618AA, U5
1.5 A Low Dropout Linear Regulator, Texas Instruments, TPS74801-Q1, U6
Real Time Clock, Micro Crystal @32.768 MHz, 3.3V, RV-3029-C3, U7
3.5V to 60V step-down converter, Texas Instruments TPS54260-Q1, U8
3.5V to 60V step-down converter, Texas Instruments TPS54260-Q1, U9
100 MBit Ethernet transceiver DP83848MPHPEP, U10
64 Kbit I2C EEPROM, 24LC64, U11
Low-Quiescent-Current Priggrammable Delay Supervisory Circuit, Texas Instruments TPS3808G01-Q1, U12
16 MByte QSPI Nor Flash memory, Cypress S25FL127, U13
Standard Clock Oscillators @ 50MHz 3.3V, SiTime SiT8918AA, U14
Low-Quiescent-Current Priggrammable Delay Supervisory Circuit, Texas Instruments TPS3808G01-Q1, U15
CAN Tranceiver, Texas Instruments SN65HVD230Q1, U16
B2B connector Samtec Micro Tiger Eye Connector SEM-140-02-03, JM2
B2B connector Samtec Micro Tiger Eye Connector SEM-140-02-03, JM3
B2B connector Samtec Micro Tiger Eye Connector SEM-140-02-03, JM1

Initial Delivery State

Scroll Title

anchor	Table_OV_IDS
title	Initial delivery state of programmable devices on the module.

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style
widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true

Storage device name	Content	Notes
Quad SPI Flash	U13	Empty
DDR3 SDRAM	U1	Empty
24LC64	U11

Table 1: Initial state of programmable devices on delivery of the module.

...

Scroll Title

anchor	Table_TS_AMR
title	Module absolute maximum ratings.

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style
widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true

Parameter	Min	Max	Units	Reference Document
VIN supply voltage	3.5	60	V	TPS54260-Q1 datasheets.
Supply voltage for PS MIO banks	1.71	3.465	V	See Xilinx DS187 datasheet.
I/O input voltage for PS MIO banks	-0.2	VCCO_MIO + 0.20	V	See Xilinx DS187 datasheet.
Supply voltage for PS DDR	1.14	1.89	V	See Xilinx DS187 datasheet.
I/O input voltage for PS DDR	-0.20	VCCO_DDR + 0.20	V	See Xilinx DS187 datasheet.
Supply voltage for HR I/Os banks	1.14	3.465	V	See Xilinx DS187 datasheet.
I/O input voltage for HR I/O banks	-0.20	VCCIO + 0.20	V	See Xilinx DS187 datasheet.
Storage Temperature	-65	150	°C	See Xilinx DS187 datasheet.
CAN Transceiver Temperature	-40	125	°C	See Texas Instrument sn65hvd230q-q1 datasheet.
SPI Flash Memory	-40	85	°C	See Cypress S25FL127S datasheet.
DDR3 SDRAM Temperature	-40	95	°C	See Nanya NT5CC256M16CP-DIA datasheet.

...

true

Scroll Title

anchor	Table_TS_AMR
title	Recommended Operating Conditions.

Scroll Table Layout

orientation

portrait

sortDirection

ASC

repeatTableHeaders

default

style

widths

sortByColumn

1

sortEnabled

false

cellHighlighting

Trenz Electronic Documentation

Versions Compared

Old Version 114

New Version 115

Key

Initial Delivery State

Recommended Operating Conditions