...
- MPSoC: XCZU2CG - Xilinx Zynq UltraScale+ MPSoC
- RAM/Storages:
- SDRAM: LPDDR4 -3733 8Gb 256Mx16x 2
- SPI Flash 256Mb (32M x 8) 133 MHz
- EEPROMs 2Kb (256 x 8)
- EEPROMs 4Kb (512 x 8)
...
Scroll Title |
---|
anchor | Table_OV_BP |
---|
title | Boot Process |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
MODE Signal State | MODE2 S9-C | MODE1 S9S1-B | MODE0 S9S1-A | Boot Mode |
---|
MODE[2:0]=000 | OFF | OFF | OFF | JTAG | MODE[2:0]=001 OFF | OFF | ON | QSPI (24 bit)not supported | MODE[2:0]=010 | OFF | ON | OFF | QSPI(32 bit) | MODE[2:0]=011 | OFF | ON | ON | SD0(2.0) | MODE[2:0]=111 | ON | ON | ON | USB(2.0) |
|
Reset setting is available through Push Button BTN6.
...
Scroll Title |
---|
anchor | Table_SIP_B2B |
---|
title | General I/O to Pin Header and Connectors Information |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
FPGA Bank | Connector | I/O Signal Count | Voltage Level | Notes |
---|
Bank 503 | Micro USB, J8 (over FTDI) | 4 Single Ended | 3.3 V | JTAG | Bank 500 | Micro USB, J8 (over FTDI) | 2 Single Ended | 3.3 V | UART | Bank 500 | Micro SD Card, J9 | 7 Single Ended | 3.3 V |
| Bank 502 | Micro SD CardETH RJ45, J4 (over ETH PHY) | 14 Single Ended | 1.8 V |
| Bank 505, 502 | USB 3.0, J11 (USB2 over USB PHY) | 2 Differential Pairs, 12 Single Ended | -- / 1.8V0.85 V |
| Bank 505, 501 | SSD M.2, U5 | 2 Differential Pairs | 0.85 V | , 5 Single Ended | -- / | Bank 501 | SSD M.2, U5 | 5 Single Ended | 3.3 V |
| Bank 505, 501 | Display Port Connector, J3 | 2 Differential Pairs | 0.85 V | Bank 26 | D-Sub Host Socket, J7 | 2 , 5 Single Ended | --/ 3.3 V |
| Bank 26, 65, 66, | D-Sub Host Socket (VGA), J7 | 12 14 Single Ended | 3.3 V / 1.8 V / 1.8 V |
| Bank 65 | Earphone, J12 | 3 Single Ended | 1.8 V |
| Bank 500 | Grove Connector, J10 | 2 Single Ended | 3.3 V |
| Bank 26 | Pmod Host Socket, J5 | 8 Single Ended | 3.3 V |
| Bank 26 | Pmod Host Socket, J6 | 8 Single Ended | 3.3 V |
|
|
...
Scroll Title |
---|
anchor | Table_SIP_TestPoint |
---|
title | Test Points Information |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Test Point | Signals | B2B Connector | Notes |
---|
1 | +1.1V_LPDDR4 | - |
| 2 | +1.8V_MGTRAVTT | - |
| 3 | +1.8V_PL | - |
| 4 | FT_B_TX- |
| 5 | DP_TX_PWR | - |
| 6 | GND | - |
| 7 | GND | - |
| 8 | PMIC2_SDA- |
| 9 | PMIC2_TP- |
| 10 | ONKEY2- |
| 11 | PMIC2_SCL | - |
| 12 | DP_TX_HPD | - |
| 13 | DP_TX_PWR | - |
| 14 | INT_SCL1 | - |
| 15 | INT_SDA1- |
| 16 | FT_B_RX- |
| 17 | CLOCKDIST_OE- |
| 18 | +0.85V_VCCINT- |
| 19 | +3.3V | - |
| 20 | +1.8V_PS | - |
| 21 | ERR_STATUS- |
| 22 | +1.2V_PSPLL | - |
| 23 | GND | - |
| 24 | GND | - |
| 25 | PMIC1_SCA | - |
| 26 | PMIC1_SDA- |
| 27 | ONKEY1- |
| 28 | PMIC1_TP | - |
| 29 | POR_B | - |
| 30 | PSBATT- |
| 31 | SRST_B- |
| 32 | DONE- |
| 33 | INIT_B | - |
| 34 | VBUS | - |
| 35 | USB_VBUS | - |
| 36 | PROG_B | - |
| 37 | ERR_OUT- |
|
|
On-board Peripherals
Page properties |
---|
|
Notes : - add subsection for every component which is important for design, for example:
- Two 100 Mbit Ethernet Transciever PHY
- USB PHY
- Programmable Clock Generator
- Oscillators
- eMMCs
- RTC
- FTDI
- ...
- DIP-Switches
- Buttons
- LEDs
|
...
Page properties |
---|
|
Notes : Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options. |
he TE0802 evaluation board has one single QSPI flash connected as x4. Flash size depends on the assembly option, default 32MB
Scroll Title |
---|
anchor | Table_OBP_SPI |
---|
title | Quad SPI Interface MIOs and Pins |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
MIO Pin | Schematic | U16 Pin | Notes |
---|
MIO0 | MIO0 | B2 | SPI_CLK | MIO1 | MIO1 | D2 | SPI_DQ1 | MIO2 | MIO2 | C4 | SPI_DQ2 | MIO3 | MIO3 | D4 | SPI_DQ3 | MIO4 | MIO4 | D3 | SPI_DQ0 | MIO5 | MIO5 | C2 | SPI_CS |
|
...
Scroll Title |
---|
anchor | Table_OBP_I2C_FPGA_EEP |
---|
title | I2C Address for FPGA EEPROM |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
MIO PinType | I2C Address | Designator | Notes |
---|
MIO8...94AA025E48T-I/OT | 0x50 | U2 | EEPROM with MAC |
|
Scroll Title |
---|
anchor | Table_OBP_FTDI_EEP |
---|
title | I2C FTDI EEPROM Interface Pins |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Pin | Schematic | U18 Pin | Notes |
---|
CS | EECS | 1 | FTDI | CLK | EECLK | 2 | FTDI | DIN/DO | EEDATA | 3/4 | FTDI |
|
...