changes.mady.by.user Antti Lukats
Saved on 29 05, 2016
...
This is mainly IP Core wrap around "bram glue" generic F32C SoC RTL, Changes to orginal original RTL include change of the GPIO IP Core to export the tri-state bus to toplevel top-level as 3 signals, no inout ports used any more.