Versions Compared

Old Version 12

changes.mady.by.user Martin Rohrmüller

Saved on

compared with

New Version 13

changes.mady.by.user Martin Rohrmüller

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorFigure_2
titleFigure 2: TEB0724 main components
Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision68
diagramNameMC_TEB0724
simpleViewertrue
width400
linksauto
tbstyletop
diagramWidth642641
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision56
diagramNameMC_TE0724-01_bottom
simpleViewertrue
width400
linksauto
tbstyletop
diagramWidth641

Scroll Only

...

  1. Module connector for 4,0x6.0 cm module
  2. Pmods usabel as dual Pmods, J10, J11, J12, J13, J14, J15, J16, J17  
  3. Pmod (single), J20  
  4. I2C Pmod, J21
  5. CAN screw terminal, J2
  6. 5V 2.1mm input jack, J18
  7. microUSB J4
  8. USB to JTAG/UART bridge FT2232H, U1
  9. Configuration EEPROM U3
  10. RJ45 Gigabit Ehternet Jack, J3
  11. Power Button, S1
  12. Reset Button, S3
  13. User Button PS, S5
  14. User LED (green) PS, D8 
  15. 2x User Button PL, S2, S4
  16. 6x User LEDs (red) PL, D2-D7 
  17. Power LED (green), D36
  18. 2x10 Pin header for Boot and Programming options, J6
  19. 2x6 Pin header for CAN bus termination resistors jumper setting vb
  20. microSD Card Slot, J5

Initial Delivery State

...

The GPIOs of the 10 Pmods (J10 to J17, J20, J21) are connected with 100 Ohm differential routing to the B2B connector.J21 is a pure I2C compatible Pmod, without additional signals. The other 9 are GPIO Pmods where despite J20 all others can be used as dual Pmods. By default VCCIO_35 is connected with a 0 Ohm resistor to 3.3V. De-soldering this resistor and using pinheader J19 instead, the variable bank power VCCIO_35 for the Pmods J10, J11, J12, J13, J14, J16 can be selected.


J10J11J12J13J14J15J16J17J20J21
PINSignalB2BSignalB2BSignalB2BSignalB2BSignalB2BSignalB2BSignalB2BSignalB2BSignalB2BSignalB2B
1PA0_PJ1-56PB2_NJ1-70PC2_PJ1-57PD2_PJ1-77PE2_NJ1-90PG2_NJ1-110PF2_PJ1-97PH2_PJ1-115PI2_PJ1-133NC-
2PA0_NJ1-58PB2_PJ1-72PC2_NJ1-55PD2_NJ1-75PE2_PJ1-92PG2_PJ1-112PF2_NJ1-95PH2_NJ1-113PI2_NJ1-131NC-
3PA3_P

J1-46

PB0_NJ1-76PC0_PJ1-51PD0_PJ1-71PE0_NJ1-96PG0_PJ1-114PF0_PJ1-91PH0_PJ1-111PI0_PJ1-129I2C_SCLJ1-142
4PA3_NJ1-48PB0_PJ1-78PC0_NJ1-49PD0_NJ1-69PE0_PJ1-98PG0_NJ1-116PF0_NJ1-89PH0_NJ1-109PI0_NJ1-127I2C_SDAJ1-144
5GND-GND-GND-GND-GND-GND-GND-GND-GND-GND-
6VCCIO_35J1-54VCCIO_35J1-54VCCIO_35J1-54VCCIO_35J1-54VCCIO_35J1-543.3VJ1-74, J1- 43VCCIO_35J1-543.3VJ1-74, J1- 433.3VJ1-74, J1- 433.3VJ1-74, J1- 43
7PA1_NJ1-62PB3_PJ1-68PC3_NJ1-59PD3_NJ1-79PE3_PJ1-88PG3_PJ1-108PF3_NJ1-99PH3_NJ1-117PI3_NJ1-135NC-
8PA1_PJ1-60PB3_NJ1-66PC3_PJ1-61PD3_PJ1-81PE3_NJ1-86PG3_NJ1-106PF3_PJ1-101PH3_PJ1-119PI3_PJ1-137NC-
9PA2_NJ1-52PB1_PJ1-82PC1_NJ1-45PD1_NJ1-65PE1_PJ1-102PG1_NJ1-120PF1_NJ1-85PH1_NJ1-105PI1_NJ1-123I2C_SCLJ1-142
10PA2_PJ1-50PB1_NJ1-80PC1_PJ1-47PD1_PJ1-67PE1_NJ1-100PG1_PJ1-121PF1_PJ1-87PH1_PJ1-107PI1_PJ1-125I2C_SDAJ1-144
11GND-GND-GND-GND-GND-GND-GND-GND-GND-GND-
12VCCIO_35J1-54VCCIO_35J1-54VCCIO_35J1-54VCCIO_35J1-54VCCIO_35J1-543.3VJ1-74, J1- 43VCCIO_35J1-543.3VJ1-74, J1- 433.3VJ1-74, J1- 433.3VJ1-74, J1- 43

Table 9: Pmod connections.

...

 PINSignalB2B
J2-1CAN0_NJ1-1
J2-2GND
J2-3CAN0_PJ1-3

Table 910: CAN bus connection.

Proper termination of the can bus can be set via jumpers on J22 according to the device position on the bus. Jumpers on J22-1 to J22-3 and J22-2 to J22-4 connect proper split termination resistors to the CAN bus.

...

Clock SourceSchematic NameFrequencyClock Destination
SiTime SiT8008AI oscillator, U4OSCI12.000000 MHz U1, pin 3.

Table 911: Reference clock signals.

...

LED ColorSignalDescription and Notes
D1greenVINpower indicator
D2-D7redULED1..6User LED
D8greenMIO9

MIO user LED

J3BgreenPHY_LED0Ethernet status
J3CyellowPHY_LED1Ethernet status

Table 1012: On-board LEDs.


On-board Push Buttons

ButtonSignalB2BDescription and Notes
S1ONKEYJ1-148Power Button, pulled up, on push de-asserted
S3RESETREQJ1-150User LED pulled up, on push de-asserted

S2

S2J1-124PL user button, pulled up, on push de-asserted
S4S4J1-126PL user button, pulled up, on push de-asserted
S5MIO51J1-42

PS MIO user button, pulled up, on push de-asserted

Table 1113: On-board Push Buttons.

Pin Header

...

 PINSignalB2B
J6-1VINJ1-154, J1-156, J1-158, J1-160
J6-2VINJ1-154, J1-156, J1-158, J1-160
J6-3GND
J6-4GND
J6-5I2C_SCLJ1-142
J6-6VBATJ1-152
J6-7I2C_SDAJ1-144
J6-8PWR_GPIO2J1-143
J6-9ONKEYJ1-148
J6-10PWR_GPIO4J1-141
J6-11PWR_TPJ1-146
J6-12RESETREQJ1-150
J6-13MODE0J1-2
J6-14GND
J6-15MODE1J1-4
J6-16GND

Table 1214: Pin Header J6.


For voltage selection VCCIO_35 of (SoM TE0724, Bank 35) other than 3.3V the header J19 can optionaly assembled. Therefore 0 Ohm resistor R45 has to be removed!

 PINSignalB2B
J19-1VLDO1J1-83
J19-2GND
J19-3VCCIO_35J1-54
J19-4VLDO2J1-94

J19-5

VLDO34J1-53
J19-6GND

Table 1315: Optional Pin Header J19.

...

 PINSignalB2B
J8-13.3VJ1-43, J1-74
J8-2GND
J8-3S4J1-126
J8-4S2J1-124
J8-5ULED5J1-130
J8-6ULED6J1-128
J8-7ULED3J1-134
J8-8ULED4J1-132
J8-9ULED1J1-138
J8-10ULED2J1-136

Table 1416: Optional Pin Header J8.


Optional pin header J7 gives access to otherwise not used PS MIO IOs at a 3.3V bank.

 PINSignalB2B
J7-13.3V43, 74
J7-2GND
J7-3GND
J7-4MIO8J1-14
J7-5MIO10J1-31
J7-6MIO11J1-33
J7-7MIO12J1-35
J7-8MIO13J1-37
J7-9MIO14J1-39
J7-10MIO15J1-41

Table 1517: Optional Pin Header J7.


Optional pin header J9 gives access to otherwise not used PS MIO IOs at a 1.8V bank.

 PINSignalB2B
J9-11.8VJ1-63
J9-2GND
J9-3GND
J9-4MIO_46J1-32
J9-5MIO_50J1-40
J9-6MIO_PB

J1-42

Table 1618: Optional Pin Header J9.


Power and Power-On Sequence

...

Power InputTypical Current
VINTBD*

Table 1719: Typical power consumption.

...

The power-on sequence is solely controlled by the attached module.   Optional sequenzing signals for integration of additional hardware are PWR_GPIO2 and PWR_GPIO4. If the attached module uses the adjustable bank power VCCIO_35, this has to be powered up after the modules SOCs powerrails are up and before any other signal is applied to the bank IOs.

The 1.8V and 3.3V power rails are used for the SD Card level shifter U13. The Datasheet states to first power up 1.8V and then 3.3V.

Power Rails

, this has to be taken into account when reconfiguring the power circuit of the SoM.

Power Rails

Power Rail Power Rail Name

B2B J1 Pins

Direction on B2B

Notes
VIN154, 156, 158, 160OutputExternal main supply voltage.
3.3V43, 74Input

1.8V

63Input
VCCIO_3554Output

VLDO1

83Input
VLDO294InputUsed to enable UART level shifter. Therefore fix at 1.8V.
VLDO3453Input

VBAT

152Input/OutputReserved for PMIC backup battery and charger.

Table 18 20 : Board power rails.

Board to Board Connectors

...

Order
number

REF NumberSamtec NumberTypeMated HeightData sheetComment
-REF-192552-01SS5-80-3.50-L-D-K-TRBaseboard connector4 mmhttp://suddendocs.samtec.com/catalog_english/ss5.pdfStandard connector
used on board
27220REF-192552-02ST5-80-1.50-L-D-P-TRModule connector4 mmhttp://suddendocs.samtec.com/catalog_english/st5.pdfStandard connector
used on module

Table 1921: Connectors for module and base board.

...

Parameter

MinMax

Units

Reference Document

VIN supply voltage

-0.3

V

5.5

V

Depends mostly on attached SoM, values here are for TE0724 PMIC, da9062_3v4.pdf.-

Storage temperature

-30

80

°C

-		Push buttons datasheet.

Table 20: Board absolute maximum ratings.

...

Recommended Operating Conditions

ParameterMinMaxUnitsReference Document
VIN supply voltage05.5VDepends mostly on attached SoM, values here are for TE0724 PMIC, da9062_3v4.pdf.
Operating temperature-2570°CPush buttons datasheet.

Table 21: Board recommended operating conditions.


Note
Please check Xilinx datasheet ... also the attached SOMs datasheet  for complete list of absolute maximum and recommended operating ratings.

...

Scroll Title
titleFigure 4: Module physical dimensions drawing.


Image ModifiedImage Modified

Revision History

...