Page properties |
---|
|
- Module: TRM Name always "TE Series Name" +TRM
Example: "TE0728 TRM"
Template Change history: Date | Version | Changes | Author |
---|
| 4.1 | | ED |
| 4.0 | - Rework for smaller TRM which can be generated faster
- Reduce Signal Interfaces Pin
- Reduce On Board Perihery
- Reduce Power
- Move Configuration Signals from Overview to own section
| JH |
| 3.12 | - Version History
- changed from list to table
- all
- changed title-alignment for tables from left to center
| ma |
| 3.11 | - update "Recommended Operating Conditions" section
|
|
| 3.1 | - New general notes for temperature range to "Recommended Operating Conditions"
|
|
| 3.02 | - add again fix table of content with workaround to use it for pdf and wiki
- Export Link for key features examples
- Notes for different Types (with and without Main FPGA)
- Export Link for Signals, Interfaces and Pins examples
- Notes for different Types (Modul, Modul Hypride, Evalboard, Carrier)
|
|
| 3.01 | - remove fix table of content and page layout ( split page layout make trouble with pdf export)
- changed and add note to signal and interfaces, to on board periphery section
- ...(not finished)
|
|
| 3.00 | - → separation of Carrier/Module and evaluation kit TRM
|
|
| 2.15 | - add excerpt macro to key features
|
|
| 2.14 | - add fix table of content
- add table size as macro
|
|
|
Page properties |
---|
|
Important General Note:
|
Page properties |
---|
|
----------------------------------------------------------------------- |
Page properties |
---|
|
Note for Download Link of the Scroll ignore macro: |
Overview
The Trenz Electronic TE0813 is an industrial grade MPSoC SOM integrating a Xilinx Zynq UltraScale+, DDR4 SDRAM with 64-Bit width data bus connection, SPI Boot Flash memory for configuration and operation, transceivers and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/Os is provided via rugged high-speed stacking connections.
All this in a compact 5.2 cm x 7.6 cm form factor, at the most competitive price.
Refer to http://trenz.org/te0813-info for the current online version of this manual and other available documentation.
Key Features
Excerpt |
---|
- SoC
- Device: ZU1 / ZU2 / ZU3 / ZU4 / ZU5 1)
- Engine: CG / EG / EV 1)
- Speedgrade: -1 / -2 1)
- Temperature Range: Extended / Industrial 1)
- Package: SFVC784
- RAM/Storage
- 4 GByte DDR4 SDRAM 2)
- 2 x 64 MByte Serial Flash 3)
- EEPROM with MAC address
- On Board
- Interface
- 4 x B2B Connector (ADM6)
up to 204 PL IO up to 65 PS MIO - 4 GTR
- 4 GTH (with ZU4 and higher)
- JTAG
- Power
- 3 V ... 5 V power supply via B2B Connector needed.
- Dimension
- Notes
1) Please, take care of the possible assembly options. Furthermore, check whether the power supply is powerful enough for your FPGA design. 2) Up to 32 GByte are possible with a maximum bandwidth of 2400 MBit/s. 3) Please, take care of the possible assembly options. 4) Please, take care of the possible assembly options.
|
Block Diagram
Page properties |
---|
|
add drawIO object in Scroll Ignore section and add reference image in Scroll Only.
Note |
---|
Title (not anchor) of all Scroll Title such as DrawIOs and Tables should be changed according to the Module name. Example: TE0812 Block Diagram |
Note |
---|
All created DrawIOs should be named according to the Module name: Example: DrawIO of TE0812 Block Diagram should be named TE0812_OV_BD |
|
Scroll Title |
---|
anchor | Figure_OV_BD |
---|
title-alignment | center |
---|
title | TExxxx block diagram |
---|
|
Scroll Ignore |
---|
draw.io Diagram |
---|
border | true |
---|
| |
---|
diagramName | TE0813_OV_BD |
---|
simpleViewer | false |
---|
width | |
---|
links | auto |
---|
tbstyle | top |
---|
lbox | true |
---|
diagramWidth | 562 |
---|
revision | 5 |
---|
|
|
Scroll Only |
---|
|
|
Main Components
Page properties |
---|
|
Notes : - Picture of the PCB (top and bottom side) with labels of important components
- Add List below
|
Scroll Title |
---|
anchor | Figure_OV_MC |
---|
title-alignment | center |
---|
title | TExxxx main components |
---|
|
draw.io Diagram |
---|
border | true |
---|
| |
---|
diagramName | Figure_OV_MC |
---|
simpleViewer | false |
---|
width | |
---|
links | auto |
---|
tbstyle | top |
---|
lbox | true |
---|
diagramWidth | 742 |
---|
revision | 4 |
---|
|
Scroll Only |
---|
|
|
- SoC, U1
- DDR4, U2, U3, U9, U12
- Quad SPI Flash, U7, U17
- Connector, JM1, JM2, JM3, JM4
- EEPROM, U28
- Clock Generator, U5
- Oscillator, U6, U32
- Power Supply, U4, U8, U10, U11, U13 ... U16, U18 ... U24, U26, U27, U29 ...U31, U33, U34, U41
Initial Delivery State
Page properties |
---|
|
Note |
---|
Only components like EEPROM, QSPI flash can be initialized by default at manufacture. If there is no components which might have initial data ( possible on carrier) you must keep the table empty |
|
Scroll Title |
---|
anchor | Table_OV_IDS |
---|
title-alignment | center |
---|
title | Initial delivery state of programmable devices on the module |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Storage device name | Content | Notes |
---|
DDR4 SDRAM | not programmed |
| Quad SPI Flash | not programmed |
| EEPROM | not programmed besides factory programmed MAC address |
| Programmable Clock Generator | not programmed |
|
|
Signals, Interfaces and Pins
Connectors
Scroll Title |
---|
anchor | Table_SIP_C |
---|
title-alignment | center |
---|
title | Board Connectors |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Connector Type | Designator | Interface | IO CNT 1) | Notes |
---|
B2B | JM1 | MGT PL | 4 x MGT (RX/TX) |
| B2B | JM1 | HP | 52 SE / 24 DIFF |
| B2B | JM2 | MGT PS | 2 x MGT CLK |
| B2B | JM2 | MGT PS | 4 x MGT (RX/TX) |
| B2B | JM2 | CFG | JTAG |
| B2B | JM2 | CFG | MODE |
| B2B | JM3 | HD | 48 SE / 24 DIFF |
| B2B | JM3 | MGT PL | MGT CLK |
| B2B | JM3 | MIO | 65 GPIO |
| B2B | JM4 | HD | 104 SE / 48 DIFF |
|
1) IO CNT depends on assembly variant. E.g. the MGTs are not available for all FPGAs |
Test Points
Page properties |
---|
|
you must fill the table below with group of Test Point which are indicated as TP in a schematic. If there is no Test Point remarked in the schematic, delet the Test Point section. Example: Test Point | Signal | Notes1) |
---|
TP1 | PWR_PL_OK |
|
1) Direction: - IN (C2M): Carrier to Module, means it's an input from the point of view of this board
- OUT (M2C): Module to Carrier, means it's output from the point of view of this board
|
Scroll Title |
---|
anchor | Table_SIP_TPs |
---|
title-alignment | center |
---|
title | Test Points Information |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Test Point | Signal | Notes1) |
---|
TP1 | PLL_SCL | pulled-up to PS_1V8 | TP2 | PLL_SDA | pulled-up to PS_1V8 | TP5 | GND |
| TP6 | PL_1V8 |
| TP7 | GND |
| TP8 | GND |
| TP9 | PL_VCCINT_IO |
| TP10 | GND |
| TP11 | PL_VCCINT |
| TP12 | PL_VCU_0V9 |
| TP13 | FP_0V85 |
| TP14 | PS_1V8 |
| TP15 | GND |
| TP16 | DDR_2V5 |
| TP17 | DDR_PLL |
| TP18 | DDR_1V2 |
| TP20 | MGTAVTT |
| TP21 | VTT |
| TP22 | PL_GT_1V05 |
| TP23 | VREFA |
| TP24 | MGTVCCAUX |
| TP25 | MGTAVCC |
| TP27 | PS_PLL |
| TP28 | PS_AVTT |
| TP29 | LP_0V85 |
| TP30 | PS_AUX |
| TP31 | TP34 | | PS_AVCC |
| TP34 | POR_B | pulled-up to PS_1V8 |
1) Direction: - IN (C2M): Carrier to Module, means it's an input from the point of view of this board
- OUT (M2C): Module to Carrier, means it's output from the point of view of this board
|
On-board Peripherals
Page properties |
---|
|
Notes : In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection by assigning advance link using: #NameOfTheSection Example: Chip/Interface | Designator | Connected To | Notes |
---|
ETH PHY | U10 | | Gigabit ETH PHY |
|
Scroll Title |
---|
anchor | Table_OBP |
---|
title-alignment | center |
---|
title | On board peripherals |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Chip/Interface | Designator | Connected To | Notes |
---|
DDR4 SDRAM | U2, U3, U9, U12 | SoC - PS |
| Quad SPI Flash | U7, U17 | SoC - PS | Booting. | EEPROM | U28 | B2B - J2 |
| Clock Generator | U5 | SoC, B2B |
| Oscillator | U6 | Clock Generator | 25 MHz | Oscillator | U32 | SoC | 33.333333 MHz |
|
Configuration and System Control Signals
Page properties |
---|
|
- Overview all Controller signals, like Reset, Boote Mode, JTAG Interface(Connector or USB In case of FTDI)...
- In case it's connected to CPLD always link to CPLD description and add not from the current implementation here(in case it's available)
|
Scroll Title |
---|
anchor | Table_OV_CNTRL |
---|
title-alignment | center |
---|
title | Controller signal. |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Connector+Pin | Signal Name | Direction1) | Description |
---|
|
|
|
|
1) Direction: - IN (C2M): Carrier to Module, means it's an input from the point of view of this board
- OUT (M2C): Module to Carrier, means it's output from the point of view of this board
|
Power and Power-On Sequence
Page properties |
---|
|
Enter the default value for power supply and startup of the module here. - Order of power provided Voltages and Reset/Enable signals
Link to Schematics, for power images or more details |
Power Rails
Page properties |
---|
|
List of all Powerrails which are accessible by the customer - Main Power Rails and Variable Bank Power
|
Scroll Title |
---|
anchor | Table_PWR_PR |
---|
title-alignment | center |
---|
title | Module power rails. |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Power Rail Name/ Schematic Name | Connector + Pin | Direction1) | Notes |
---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1) Direction: - IN (C2M): Carrier to Module, means it's an input from the point of view of this board
- OUT (M2C): Module to Carrier, means it's output from the point of view of this board
|
Recommended Power up Sequencing
Page properties |
---|
|
List baseboard design hints for final baseboard development. |
Scroll Title |
---|
anchor | Table_BB_DH |
---|
title-alignment | center |
---|
title | Baseboard Design Hints |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Sequence | Net name | Recommended Voltage Range | Pull-up/down | Description | Notes |
---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Board to Board Connectors
Page properties |
---|
|
- This section is optional and only for modules.
use "include page" macro and link to the general B2B connector page of the module series, For example: 6 x 6 SoM LSHM B2B Connectors
Include Page |
---|
| PD:6 x 6 SoM LSHM B2B Connectors |
---|
| PD:6 x 6 SoM LSHM B2B Connectors |
---|
|
|
Technical Specifications
Page properties |
---|
|
List of all Powerrails which are accessible by the customer - Main Power Rails and Variable Bank Power add boarder one time maximum Rating (Board will damaged)
|
Absolute Maximum Ratings *)
Scroll Title |
---|
anchor | Table_TS_AMR |
---|
title-alignment | center |
---|
title | PS absolute maximum ratings |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Power Rail Name/ Schematic Name | Description | Min | Max | Unit |
---|
|
|
|
| V |
|
|
|
| V |
|
|
|
| V |
|
|
|
| V |
|
|
|
| V |
|
|
|
| V |
|
|
|
| V |
|
|
|
| V |
|
|
|
| °C |
|
*) Stresses beyond those listed under TE0813 TRM (more or less equal to TE0803 but other connectors) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these
or any other conditions beyond those indicated under TE0813 TRM (more or less equal to TE0803 but other connectors). Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.
Recommended Operating Conditions
This TRM is generic for all variants. Temperature range can be differ depending on the assembly version. Voltage range is mostly the same during variants (exceptions are possible, depending on custom request)
Operating temperature range depends also on customer design and cooling solution. Please contact us for options.
- Variants of modules are described here: Article Number Information
- Modules with commercial temperature grade are equipped with components that cover at least the range of 0°C to 75°C
- Modules with extended temperature grade are equipped with components that cover at least the range of 0°C to 85°C
- Modules with industrial temperature grade are equipped with components that cover at least the range of -40°C to 85°C
- The actual operating temperature range will depend on the FPGA / SoC design / usage and cooling and other variables.
Scroll Title |
---|
anchor | Table_TS_ROC |
---|
title-alignment | center |
---|
title | Recommended operating conditions. |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Parameter | Min | Max | Units | Reference Document |
---|
|
|
| V | See ???? datasheets. |
|
|
| V | See ???? datasheet. |
|
|
| V | See ???? datasheet. |
|
|
| V | See ???? datasheet. |
|
|
| V | See ???? datasheet. |
|
|
| V | See ???? datasheet. |
|
|
| V | See ???? datasheet. |
|
|
| °C | See ???? datasheet. |
|
Physical Dimensions
PCB thickness: ?? mm.
Scroll Title |
---|
anchor | Figure_TS_PD |
---|
title-alignment | center |
---|
title | Physical Dimension |
---|
|
Scroll Ignore |
---|
Create DrawIO object here: Attention if you copy from other page, objects are only linked. |
Scroll Only |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
| image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed |
|
Currently Offered Variants
Scroll Title |
---|
anchor | Table_VCP_SO |
---|
title-alignment | center |
---|
title | Trenz Electronic Shop Overview |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
|
Revision History
Hardware Revision History
Scroll Title |
---|
anchor | Figure_RV_HRN |
---|
title-alignment | center |
---|
title | Board hardware revision number. |
---|
|
Scroll Ignore |
---|
Create DrawIO object here: Attention if you copy from other page, objects are only linked. |
Scroll Only |
---|
image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed |
|
Scroll Title |
---|
anchor | Table_RH_HRH |
---|
title-alignment | center |
---|
title | Hardware Revision History |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Date | Revision | Changes | Documentation Link |
---|
|
|
|
|
|
Hardware revision number can be found on the PCB board together with the module model number separated by the dash.
Document Change History
Page properties |
---|
|
- Note this list must be only updated, if the document is online on public doc!
- It's semi automatically, so do following
Add new row below first Copy "Page Information Macro (date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template - Metadata is only used of compatibility of older exports
|
Scroll Title |
---|
anchor | Table_RH_DCH |
---|
title-alignment | center |
---|
title | Document change history. |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Date | Revision | Contributor | Description |
---|
Page info |
---|
infoType | Modified date |
---|
dateFormat | yyyy-MM-dd |
---|
type | Flat |
---|
|
| Page info |
---|
infoType | Current version |
---|
prefix | v. |
---|
type | Flat |
---|
showVersions | false |
---|
|
| Page info |
---|
infoType | Modified by |
---|
type | Flat |
---|
showVersions | false |
---|
|
| - <add TRM change list here>
| -- | all | Page info |
---|
infoType | Modified users |
---|
type | Flat |
---|
showVersions | false |
---|
|
| |
|
Disclaimer
Include Page |
---|
| IN:Legal Notices |
---|
| IN:Legal Notices |
---|
|