Versions Compared

Old Version 12

changes.mady.by.user John Hartfiel

Saved on

compared with

New Version 13

changes.mady.by.user John Hartfiel

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

NameDirectionPinDescription
ACBUS4          in96 
ACBUS5          in88 
ADBUS4          out98 
ADBUS7          out97 
BDBUS0          inout87Module UART0.RX << FTDI
BDBUS1          inout86Module UART0.TX >> FTDI
C_TCKout81 JTAG FTDI
C_TDIout84 JTAG FTDI
C_TDOin83 JTAG FTDI
C_TMSout85 JTAG FTDI
CM0in67DIP Switch S3-M1
CM1in66DIP Switch S3-M2
EN_FMC          out35 VADJ Power on
EN1             out53 
JTAGEN--82Enable JTAG access to CPLD for Firmware update (zero: JTAG routed to module, one: CPLD access)
DIP Switch S3-JTAGEN
JTAGMODEout58Enable JTAG access to CPLD for Firmware update on module CPLD (zero: JTAG routed to module FPGA, one: Module CPLD access) / currently_not_used (FPGA access only)
M_TCK           in91 JTAG Module
M_TDI           in94 JTAG Module
M_TDO           out95 JTAG Module
M_TMS           in90 JTAG Module
MIO10           inout32 RGPIO BUS
MIO11           inout31RGPIO BUS
MIO12           inout39RGPIO BUS
MIO13           inout34RGPIO BUS
MIO14           inout40Module UART0.RX << BDBUS0
MIO15           inout30Module  UART0.TX >> BDBUS1
MODE            out28 Boot Mode for Zynq Devices (Flash or SD)
NOSEQ           inout29 
PGOOD           inout27 
PHY_LED1        out45 
PHY_LED1_A      out49 / currently_not_used
PHY_LED2        out47 
PHY_LED2_A      out48 / currently_not_used
POK_FMC          36/ currently_not_used
RESIN           out54 
S1              in75 
S2              in74 Global Reset
SD_DETECT       in42 
SD_WP           in43 
ULED1           out78 LED
ULED2           out77 LED
ULED3           out76 LED
ULED4           out65 LED
ULED5           out71 LED
ULED6           out70 LED
ULED7           out69 LED
ULED8           out68 LED
USB_OC          in99 
USR0in64DIP Switch S4-1 / RGPIO Bus (PCB REV04 only)
USR1in61DIP Switch S4-2 / RGPIO Bus (PCB REV04 only)
USR2in60DIP Switch S4-3 / RGPIO Bus (PCB REV04 only)
USR3in59DIP Switch S4-4 / RGPIO Bus (PCB REV04 only)
VID0            out37 VADJ Voltage selection (EN5335QI )
VID1            out38 VADJ Voltage selection (EN5335QI )
VID2            out41 VADJ Voltage selection (EN5335QI )
X6              in19 RGPIO Bus
Y0               15/ currently_not_used
Y1               14/ currently_not_used
Y2              in13RGPIO CLK
Y3              out10RGPIO TX
Y4              in9RGPIO RX
Y5               8/ currently_not_used
Y6              in7 RGPIO Bus

 

Functional Description

JTAG

JTAGENB set CPLD into the Chain for Firmware update. In normal mode every FMC JTAG will be set into the chain, when his FMCx_PRSNT is detected.

Power

Reset

Bootmode

RGPIO

LED

Appx. A: Change History and Legal Notices

...