Page History
...
On the SoM TE0741 there is a total of 4 LEDS available. Two LEDs are status LEDs, the other ones can are user specific LEDsones can an be freely used by customer designs. The user LEDs are routed to the FPGA by the nets with the schematic-names 'LED1' and 'LED2'.
After
LED | Color | Connected to | Description and Notes |
---|---|---|---|
D1 | green | LED2 | user LED |
D2 | red | LED1 | user LED |
D3 | green | DONE | Reflects inverted DONE signal, ON when FPGA is not configured, OFF as soon as PL is configured. This LED will not operate if the the 3.3V power rail is not available. After FPGA configuration the user can use USRACCESSE2 to control Done LED. |
D4 | green | C_LED | The LED that is connected to the system controller flashes to indicate the state of the board: Steady ON: RESIN Pin is kept low. Fast (0.1s on/off): Power sequencing fault (PG_ALL = 0). Medium (0.5s on/off): Power sequencing has completed but the FPGA is not configured (PG_ALL = 1, DONE = 0). Slow (1s on/off): FPGA is configured and board is ready (PG_ALL = 1, DONE = 1). It is also possible to program the System Controller CPLD to connect this LED to FPGA pin named XIO. |
Table 5: Description of the on board LEDs
...