Page History
...
Scroll Only (inline) |
---|
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/TE0741 |
The TE0741 board module is available in four different logic densities (70T, 160T, 325T and 410T). The 70T and 160T devices can be programmed with the free Xilinx Vivado WebPACK software. Further information on about the Kintex-7 FPGA can be found in the Xilinx document document 7 Series FPGAs FPGA's Overview (DS180).
Block Diagram
...
Figure 1: TE0741 Block Diagram.
Main Components
Figure 2: TE0741 (REV 02).
...
- Industrial-grade Xilinx Kintex-7 FPGA module (70T*, 160T*, 325T, 410T)
* Device supported by the free Xilinx Vivado WebPACK toolsoftware. - 256 Mbit (32 MbyteMByte) Quad SPI Flash memory (for configuration and operation) accessible through:
- FPGA
- JTAG port (SPI indirect (Bus Width x4))
- 8 GTX transceivers
- FPGA configuration through:
- JTAG (B2B connector)
- SPI Flash memory
- 25 MHz low jitter oscillator with shutdown control
- Programmable quad PLL-clock generator
- On-board high-efficiency DC-DC converters
- GTX voltage regulators with control enable
- Core voltage regulator: 20 A 20A (2 x Enpirion DC/DC regulators with load-sharing)
- Supply voltages: either 3.3 V 3V or 3.3 V 3V and 5 V5V
- Plug-on module with two 100-pin and one 60-pin high-speed hermaphroditic stacking strips
- Up to 144 (94 for 70T) FPGA I/O pins available on B2B strips (up to 65 LVDS pairs possible)
- 2 user LEDsLED's, 1 DONE FPGA pin LED, 1 System Controller status LED
- System management and power sequencing
- AES bit-stream encryption
- eFUSE bit-stream encryption
- Evenly spread supply pins for good signal integrity
- Assembly options for cost or performance optimization available on request
...
Table 1: Initial delivery state.
Signals, Interfaces and Pins
...
I/O signals connected to the FPGA's I/O banks and B2B connector:
Bank | Type | B2B Connector | I/O Signal Count | Voltage | Notes |
---|---|---|---|---|---|
0 | HR | - | - | 3.3V | Configuration bank |
12 | HR | JM2 | 50 I/O-pins 24 LVDS-pairs possible | User | HR-Banks support voltages from 1.2V to 3.3V standards. NOTE: BANK 12 IS NOT AVAILABLE ON THE K70T DEVICE. |
13 | HR | JM1 | 48 I/O-pins 24 LVDS-pairs possible | User | HR-Banks support voltages from 1.2V to 3.3V standards. |
14 | HR | JM1, JM3 | 8 I/O-pins, 4 I/O-pins (2 LVDS-pairs possible) | 3.3V | pins at B2B connector JM1, 3.3V IO-voltage. |
15 | HR | JM2 | 18 I/O-pins 9 LVDS-pairs possible | User | HR-Banks support voltages from 1.2V to 3.3V standards. |
16 | HR | JM1 | 16 I/O-pins 8 LVDS-pairs possible | User | HR-Banks support voltages from 1.2V to 3.3V standards. |
32 | HP | NC | - | - | Bank not used. |
33 | HP | NC | - | - | Bank not used. |
34 | HP | NC | - | - | Bank not used. |
Table 2: Voltage ranges and pin-outs of available logic banks of the FPGA.
Please use Master Pinout Pin-out Table table as primary reference for the pin mapping information.
...
Special purpose pins are connected to smaller System Controller CPLD and have following default configuration:
Pin Name | Mode | Function | Default Configuration | B2B Connector |
---|---|---|---|---|
PGOOD | Output | Power Good | Active high when all on-module power supplies are working properly. | JM1-30 |
RESIN | Input | Reset | Active low reset signal, drive low to keep the system in reset (FPGA pin PROG_B will be driven by CPLD). | JM2-18 |
JTAGMODE | Input | JTAG Select | Low for normal operation, high (3.3V) to programm the System Controller CPLD. | JM1-89 |
Table 4: Pin-description of System Controller CPLD
LEDs
On the SoM TE0741 there is a total of 4 LEDS available. Two LEDs are status LEDs, the other ones can an be freely used by customer designs. The user LEDs are routed to the FPGA by the nets with the schematic-names 'LED1' and 'LED2'.
After
LED's
There are four LED's available on TE0741 SoM. Two status LED's (D3 and D4) and two user configurable LED's (D1 and D2).
LED | Color | Connected to | Description and Notes |
---|---|---|---|
D1 | green | LED2 |
User configurable LED. | ||
D2 | red | LED1 |
User configurable LED. | |||
D3 | green | DONE | Reflects inverted DONE signal, ON when FPGA is not configured, |
OFF as soon as PL is configured. This LED will not operate if the the 3.3V power rail is not available. After FPGA configuration the user can use USRACCESSE2 to control Done LED. | ||
D4 | green | C_LED |
Connected to the system controller |
indicating status of the |
module: |
Steadily lit: RESIN |
pin is kept low. |
Blinking fast (0.1s on/off): Power sequencing fault (PG_ALL = 0). |
Blinking at medium speed (0.5s on/off): Power sequencing has completed but the FPGA is not configured (PG_ALL = 1, DONE = 0). |
Blinking slow (1s on/off): FPGA is configured and board is ready (PG_ALL = 1, DONE = 1). It is also possible to program the System Controller CPLD to connect this LED to FPGA pin named XIO. |
Table 5: Description of the on board LEDsLED's.
Note: if FPGA logic toggles DONE pin (to control D3) then D4 will toggle at random, as changing value on DONE will change the blink frequency of D4.
Note |
---|
Done DONE LED will be ON if as long as FPGA is NOT configured and will be OFF if when FPGA is configured successfully. If user STARTUPE2 primitive is used in user design then done DONE LED is controlled from by the user design and can be on or /off or /blink or have any programmed other functionality defined by the user functionality. |
Clocking
To enable the PLL (phase-locked loop) clock generator Si5338A (U2), CLK_EN-signal (bank 14, pin C26) must be set to high, to activate the 25 MHz reference clock SiT8208AI (U3). The GTX reference clocks 0 and 2 have to be provided by the user on B2B connector JM3.
Clock | Frequency | IC | FPGA | Notes |
---|---|---|---|---|
PLL reference | 25 MHz | U3 SiT8208AI | - | activated Activated by CLK_EN pin of FPGA. |
GTX REFCLK0 | - | B2B | D5/D6 | B2B connector pins: MGT_CLK_0_N: JM3-31 MGT_CLK_0_P: JM3-33 Needs decoupling and differential terminator on base board. |
GTX REFCLK1 | 125 MhzMHz | U2 Si5338 | F5/F6 | PLL clock 1, default frequency is 125 MHz. |
GTX REFCLK2 | - | B2B | H5/H6 | B2B connector pins: MGT_CLK_2_N: JM3-32 MGT_CLK_2_P: JM3-34 Needs decoupling and differential terminator on base board. |
GTX REFCLK3 | 125 MhzMHz | U2 Si5338 | K5/K6 | PLL clock 2, default clock is 125 MHz. |
bank Bank 14 input clock | 100 MHz | U2 Si5338 | F22/E23 | PLL clock 0, default frequency is 100 MHz. |
...
A 25 MHz oscillator is connected to pin IN3 and is used to generate the output clocks. The oscillator has its enable pin connected to an FPGA pin (CLK_EN). Driving the FPGA pin low will disable the oscillator output, or setting it high will enable it. Three of the Si5338 clock outputs are connected to the FPGA. One is connected to a logic bank and the other two are connected to the GTX banks. It is possible to use the clocks connected to the GTX bank in the user's logic design. This is achieved by instantiating a IBUFDSGTE buffer in the design.
The default frequency of each clock at start up is detailed in the table 7.
Once running, the frequency and other parameters can be changed by programming the device using the I2C bus connected between the FPGA (master) and clock generator (slave). Logic needs to be generated inside the FPGA to exercise the utilize I2C bus with the correct datacorrectly.
Figure 3: Clock Generator block diagram.
II/O Si5338A (U2) | Default Frequency | Notes |
---|---|---|
IN1/IN2 | - | Not used (extern external clock signal supply). |
IN3 | 25MHz | Fixed input clock signal from. reference clock generator SiT8208AI (U3). |
IN4 | - | LSB of the default I2C-Adress 0x70. |
IN5/IN6 | - | Not used (extern external clock signal supply). |
CLK0 A/B | 100 MHz | Bank 14 clock input, Pins: B14_L12_P, B14_L12_N |
CLK1 A/B | 125MHz | MGT reference clock 1 to FPGA - Bank 116 MGT |
CLK2 A/B | 125MHz | MGT reference clock 3 to FPGA - Bank 115 MGT |
CLK3 | - | not used |
Table 7: Pin description of PLL clock generator Si5338A.
32
...
MByte Quad SPI Flash Memory
An SPI flash memory S25FL256SAGBHI20 (U4) is provided for FPGA configuration file storage. After configuration completes the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths to be used. The maximum data transfer rate will be dependent depends on the bus width and clock frequency.
Note |
---|
SPI Flash QE (Quad Enable) bit must be set, or the FPGA would not configure itself from Flash. This bit is always set at the manufacturing. |
GTX Transceivers
...
To enable the voltage supply for the GTX transceivers, namely the Enpirion EP53F8QI voltage regulators U6 and U16, which serve the voltages MGTAVCC (1.0 V) and MGTAVTT (1.2 V), the signal EN_MGT (bank 14, pin H22) have to be set to high. The voltage regulators than return the will indicate "Power OK" -with signals PG_MGT_1V and PG_MGT_1V2, when the voltage regulators reaches reaching stable state.
Figure 4: GTX Transceiver block diagram.
System Controller
The system controller is used to coordinate the configuration of the FPGA. The FPGA is held in reset (by driving the PROG_B signal) until the power supplies have sequenced. Setting input signal RESIN low will also reset the FPGA. This signal can be driven from the user’s PCB via the board connector.
...
Figure 5: System Controller block diagram.
Power and Power-On Sequence
...
A 3.3V supply is also needed and must be supplied from the user's PCB. An output 3.3V supply is available on some of the board connector pins (see section 'Power Rails'). The input 3.3V is routed through a power switch to generate the output 3VIN will be switched to the internal 3.3V . This voltage level after the FPGA 1.0V supply is stable. Than this power supply will not be available until the power sequencing has completedon the B2B connector pins.
The regulators can be powered from the 3.3V supply or a 5V supply if preferred. The options for powering the board are detailed below.
...
Figure 6: Connections between the on-board DCDC and LDO regulators.
Power Rails
Voltages on B2B- Connectors | B2B JM1-Pin | B2B JM2-Pin | B2B JM3-Pin | Direction | Note |
---|---|---|---|---|---|
VIN | 1, 3, 5 | 2, 4, 6, 8 | - | inputInput | supply Supply voltage. |
3.3VIN | 13, 15 | - | - | inputInput | supply Supply voltage. |
VCCIO12 | - | 7, 9 | - | inputInput | high High range bank voltage. |
VCCIO13 | 9, 11 | - | - | inputInput | high High range bank voltage. |
VCCIO15 | - | 5 | - | inputInput | high High range bank voltage. |
VCCIO16 | - | 1, 3 | - | inputInput | high High range bank voltage. |
3.3V | - | 10, 12, 91 | - | outputOutput | internal Internal 3.3V voltage level. |
Table 9: Power rails of SoM on B2B connectors.
Bank Voltages
Bank | Schematic Name | Voltage | Range |
---|---|---|---|
0 Config | 3.3V | 3.3V | - |
12 | VCCIO12 | user | HR: 1.2V to 3.3V |
13 | VCCIO13 | user | HR: 1.2V to 3.3V |
14 | 3.3V | 3.3V | - |
15 | VCCIO15 | user | HR: 1.2V to 3.3V |
16 | VCCIO16 | user | HR: 1.2V to 3.3V |
Table 10: Range of FPGA's bank voltages.
See the Kintex-7 datasheet (DS182) for the allowable voltage range.
...
Variants Currently In Production
Designator / Module Variant | U1 | U15 |
---|---|---|
TE0741-070-2CF | XC7K70T-2FBG676C | - |
TE0741-160-2CF | XC7K160T-2FBG676C | - |
TE0741-325-2CF | XC7K325T-2FBG676C | EN63A0QI |
TE0741-410-2CF | XC7K325T-2FBG676C | EN63A0QI |
TE0741-070-2IF | XC7K70T-2FBG676I | - |
TE0741-160-2IF | XC7K160T-2FBG676I | - |
TE0741-325-2IF | XC7K325T-2FBG676I | EN63A0QI |
TE0741-160-2C1 | XC7K160T-2FFG676C | - |
Table 11: Differences between variants of Module TE0741.
Technical Specifications
Absolute Maximum Ratings
Parameter | Min | Max | Units | Notes |
---|---|---|---|---|
VIN supply voltage | -0.3 | 6.5 | V | - |
3.3VIN supply voltage | -0.1 | 3.6 | V | - |
PL IO bank supply voltage for HR I/O Banks (VCCO) | -0.5 | 3.6 | V | - |
I/O input voltage for HR I/O banks | -0.4 | VCCO_X+0.55 | V | - |
GT receiver (RXP/RXN) and transmitter (TXP/TXN) | -0.5 | 1.26 | V | Xilinx datasheet DS182 |
Voltage on module JTAG pins | -0.5 | VCCO_0+0.45 | V | VCCO_0 is 3.3V nominal. |
Storage temperature | -55 | +125 | °C | - |
Table 12: Absolute maximum ratings ratings.
Note |
---|
Assembly variants for higher storage temperature range are available on request. |
Recommended Operation Conditions
Parameter | Min | Max | Units | Notes | Reference Document |
---|
VIN supply voltage | 2.4 | 5.5 | V | - | EP53F8QI data sheet |
3.3VIN supply voltage | 3.135 | 3.465 | V |
3,3V ± 5% |
PL I/O bank supply voltage for HR I/O banks (VCCO) |
1. |
14 | 3.465 | V | - | Xilinx datasheet DS182 |
I/O input voltage for HR I/O Banks | - 0.20 | VCCO+0.2 | V | - | Xilinx datasheet DS182 |
GT receiver (RXP/RXN) and transmitter (TXP/TXN) | (*) | (*) | - | - |
Xilinx datasheet DS182 |
Voltage on Module JTAG pins | 3.135 | 3.6 | V | - | MachX02 Family |
datasheet |
Table 13: Recommended operation conditions.
Note |
---|
Please check Xilinx datasheet (DS182) for complete list of absolute maximum and recommended operating ratings. |
...
- Module size: 50 mm × 40 mm
- Mating height with standard connectors: 8mm
- PCB thiknessthickness: 1.6mm
All dimensions are shown in mm.
...
Figure 7: Physical Dimensions of the TE0741-02 board.
Operating Temperature Ranges
...
The module operating temperature range depends also on customer design and cooling solution. Please contact us for options.
Weight
19 g | without Without bolts. |
27.8 g | with With bolts. |
Revision History
Hardware Revision History
Date | Revision | Notes | PCN | Documentation link |
---|---|---|---|---|
01 | First production release | |||
02 |
|
Hardware revision number is printed on the PCB board together with the module model number separated by the dash.
...
Date | Revision | Contributors | Description |
---|---|---|---|
2016-12-06 | Review | ||
2016-12-06 |
| Ali Naseri | TRM revision |
2013-12-02 | 0.1 | initial version |
...
Include Page | ||||
---|---|---|---|---|
|