Page History

...

1. Prepare HW like described on section programming
2. Connect UART USB (most cases same as JTAG)
3. Power On PCB
4. Open Serial Console (e.g. putty)
   
   1. Speed: 115200
   2. COM Port: Win OS, see device manager, Linux OS see  dmesg |grep tty  (UART is *USB1)
5. Linux Console:
   1. User Name: root
   2. Password: root
6. MGT Reference CLK Counter:
   1. Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder).
      1. Set radix from VIO signals to unsigned integer.
      2. MGT CLK is configured to 125MHz by default, FCLK is not configured by default.
   2.  (todo picture)
      
      

System Design - Vivado

<!--
Description of Block Design, Constrains...
BD Pictures from Export...
  -->

...

Description currently not available.

Design

Block Design

Constrains

Software Design - SDK/HSI

...