Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

DateVivadoProject BuiltAuthorsDescription

2017-11-

13

14

2017.2TE0808TE0803-test_board-vivado_2017.2-build_05_2017111314095420171114090712.zip
TE0808TE0803-test_board_noprebuilt-vivado_2017.2-build_05_2017111314190820171114090725.zip
John Hartfielinitial release

...

Module ModelBoard Part Short NamePCB Revision SupportNotes
 TE0808TE0803-ES1 es1REV02, REV03REV01 
TE0803-01-02EG-1E 2egREV01 TE0808-ES2 es2REV03, REV04 
 TE0808TE0808-2ES2 2es2REV03, REV04REV01 
TE0808TE0803-0401-09EG02CG-1EA1E9eg_1ea2cgREV04REV01
TE0808TE0803-0401-09EG03EG-1EB|D9eg_1eb1E3egREV01REV04Different connector height
TE0808TE0803-0401-09EG03CG-2IB1E9eg_2ib3cgREV04TE0808-04-15EG-1EB15eg_1ebREV04REV01

Note: Design contains also Board Part Files for TE0808TE0803+TEBF0808 configuration, this boart part files are not used for this reference design.

...

Reference Design is available on:

Design Flow

HTML
<!--
Basic Design Steps
Add/ Remove project specific 
  -->

...

  1. _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:
    Image RemovedImage Added
  2. Press 0 and enter for minimum setup
  3. (optional Win OS) Generate Virtual Drive or use short directory  for the reference design (for example x:\<design name>)
  4. Create Project
    1. Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"
      Note: Select correct one, see TE Board Part Files
                Use Board Part Files, which did not contains with *_tebf0808
  5. Create HDF and export to prebuilt folder
    1. Run on Vivado TCL: TE::hw_build_design -export_prebuilt
      Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
  6. Generate Programming Files with HSI/SDK
    1. Run on Vivado TCL: TE::sw_run_hsi
      Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv"
    2. (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_sdk
      Note: See SDK Projects

...

  1. Select JTAG as Boot Mode (see Carrier Description and ZynqMP TRM)
  2. Connect JTAG to Host PC
  3. Power On
  4. Open Vivado Hardware Manager with Auto Connect
  5. Right Click to FPGA Device XCU... and select Add Configuration Memory Device
    1. Select correct Flash Typ (see schematics or FPGAFLASHTYP on test_board/board_files/TE0808_board_files.csv)
  6. Open Program Configuration Memory Device
    1. Configuration file: test_board/prebuilt/boot_image/<short dir>/hello_te0808te0803/Boot.bin
    2. Zynq FSBL: test_board/prebuilt/software/<short dir>/zynqmp_fsbl.elf
    3. Program Device Flash

...

  1. Prepare HW like described on section 46039158 TE803 Test Board
  2. Connect UART USB (most cases same as JTAG)
  3. Select QSPI Card as Boot Mode
    Note: See TRM of the Carrier, which is used.
  4. Power On PCB
    Note: 1. ZynqMP Boot ROM loads PMU Firmware and  FSBL from QSPI into OCM, 2. FSBL loads Application into DDR

...

Application

FSBL

Xilinx default FSBL

Hello

...

TE0803

Hello TE0808 TE0803 is a Xilinx Hello World example as endless loop instead of one console output.

Additional Software

HTML
<!--
Add Description for other Software, for example SI CLK Builder ...
 -->

...

DateDocument RevisionAuthorsDescription

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
current-version
current-version
prefixv.



Page info
modified-user
modified-user

Work in progress
  • Release 2017.2
 All

Page info
modified-users
modified-users

 

...