Page History
...
Scroll Title | ||||
---|---|---|---|---|
| ||||
Main Components
Put top and bottom pics with labels of the real PCB here...
Scroll Title | ||||
---|---|---|---|---|
|
...
| ||||||||||||||||||||
|
- SFP+ 2x1 cage with integrated LED light pipes, J9
- DisplayPort connector, J12
- USB3 A 2x , RJ45 1x (stacked), J13
- FMC connector (FMC B), J4
- FMC B cooling fan, M2
- FMC connector (FMC C), J8
- FMC C cooling fan, M3
- FMC connector (FMC D), J7
- FMC D cooling fan, M4
- FMC connector (FMC E), J6
- FMC E cooling fan, M5
- I²C programming header of on-board PLL clock generator U17, J22
- 4-Wire PWM fan connector, J23
- Main Power Jack 24V, J1
- CAN bus D-SUB 9-pin male connector, J3
- CAN bus 6-pin header male, J15
- XMOD JTAG header for access to System Controller CPLD, J35
- XMOD JTAG header for access to Zynq MPSoC, J24
- FMC B cooling fan, M3
- MicroSD Card socket (on bottom side), J16
- DisplayPort connector, J13
- USB3.0 A 2x , RJ45 1x (stacked), J7
- SFP+ 2x1 cage, J14
- PCIe x16 connector (one PCIe lane connected), J11
- FMC HPC connector, J5
- FMC-Fan connector 5V, J19
- USB3.0 connector, J8
- PC-BEEPER 4-pin header, J23
- SMA coaxial connector (SI5338A clock output), J32
- SMA coaxial connector (clock input to MPSoC module), J33
- MMC Card socket, J27
- Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J4
- Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J1
- Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J3
- Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J2
- CAN bus 6-pin header, J29
- CAN bus 10-pin connector, J24
- ARM JTAG 20-pin connector, J30
- ATX-24 power supply connector, J20
- 4-Wire PWM fan connector, J35
- JTAG/UART header ('XMOD FTDI JTAG Adapter'-compatible) for access to MPSoC module, J12
- JTAG/UART header ('XMOD FTDI JTAG Adapter'-compatible) for access to System Controller CPLDs, J28
- Power Jack 2.1mm 12V, J25
- 4-bit DIP-switch, S5
- Power Button, S1
- Samtec FireFly connector for reverse loopback, J21/J22
- Samtec FireFly connector (4 GT lanes bidirectional), J6/J15
- SATA header, J31
- 4-Wire PWM fan connector, J26
- I²C interface of programmable on-module PLL (10-pin header), J17
- Reset Button, S2
- INTEL HDA 9-pin header, J9
- Intel front panel (PWR-/RST-Button, HD-/PWR-LED) 9-pin header, J10
- Samtec FireFly connector J6/J15 I²C interface (3-pin header), J34
- 4-bit DIP-switch, S4
- PMOD connector, P3
- PMOD connector, P1
- Battery Holder CR1220, B1
Initial Delivery State
Storage device name | Content | Notes |
---|---|---|
User configuration EEPROMs (1x Microchip 24LC128-I/ST, 3x Microchip 24AA025E48T-I/OT) | Empty | Not programmed |
USB3 HUB Configuration EEPROM (Microchip 24LC128-I/ST) | Empty | Not programmed |
Si5338A programmable PLL NVM OTP | Empty | Not programmed |
Si5345A programmable PLL NVM OTP | Empty | Not programmed |
...
LED | Color | Connected to | Description and Notes |
---|---|---|---|
D6 | red | Zynq MPSoC U1, pin W21 | Reflects inverted DONE signal. ON when FPGA is not configured, |
D17 | green | USB3 Hub U4, pin 25 | LED is on if all USB3 and USB2 ports are in the suspend state and is |
D18 | green | USB3 Hub U4, pin 4 | LED output for downstream 1 port. |
D19 | green | USB3 Hub U4, pin 63 | LED output for downstream 3 port. |
D2 | red | SC CPLD U27, bank 2, pin AB17 | SFP+ interface status. The LEDs are fitted on-board under the SFP+ connector cage. |
D4 | green | SC CPLD U27, bank 2, pin AB18 | SFP+ interface status LED |
D3 | red | SC CPLD U27, bank 2, pin AA16SFP+ interface status LED | |
D5 | green | SC CPLD U27, bank 2, pin AB15 | SFP+ interface status LED |
D13 | green | SC CPLD U27, bank 2, pin U12 | functionality depends on the current firmware of the SC CPLD U27 refer to the documentation section: LED |
D14 | green | SC CPLD U27, bank 2, pin V12 | |
D15 | green | SC CPLD U27, bank 2, pin W12 | |
D16 | red | SC CPLD U27, bank 2, pin V13 |
...
Scroll Title | ||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||
| ||||||||||||||||||||||||||
Warning | ||||||||||||||||||||||||||
|
Info |
---|
Note: The DC-DC converter U91 LTM4630EY has an integrated temperature diode for device temperature monitoring. The analog signal 'TEMP_CORE_DC' on pin J6 of the converter is routed to the dedicated differential analog interface (XADC) of the Zynq MPSoC, pin U18 (V_P), pin V17 (V_N) is connected to analog GND. |
Warning |
---|
To avoid any damage to the module, check for stabilized on-board voltages should be carried out(i.e. power good and enable signals) before powering up any SoC's I/O bank voltages VCCO_x. All I/Os should be tri-stated during power-on sequence. |
Power-On Sequence
The TEB0911 UltraRack board meets the recommended criteria to power up the Xilinx Zynq UltraScale+ MPSoC properly by keeping a specific sequence of enabling the on-board DC-DC converters dedicated to the particular Power Domains and powering up the on-board voltages.
...
Table 57: Power pin description of Peripheralsperipherals' Connectorconnectors
XMOD / JTAG Designator | VCC / VCCIO Schematic Name | Voltage | Direction | Pins | Notes |
---|---|---|---|---|---|
J24 | 3V3SB | 3.3V | Out | Pin 5 | Zynq MPSoC JTAG |
PS_1V8 | 1.8V | Out | Pin 6 | ||
J35 | 3V3SB | 3.3V | Out | Pin 5, 6 | SC CPLD JTAG |
...
Parameter | Min | Max | Units | Reference Document | Notes | ||||||
---|---|---|---|---|---|---|---|---|---|---|---|
VIN supply voltage | 22 | 25 | V | Schematic REV03 | 24V nominal | ||||||
VBATT | 2.2 | 5.5 | V | TPS780180300 data sheet | supplied by 3.0V CR1220 battery | ||||||
PL I/O input voltage (HP / HD bank) | -0.2 | VCCO + 0.2 | V | Xilinx DS925 data sheet | PL bank VCCO voltages are fixed at 1.8V | ||||||
PS I/O input voltage | -0.2 | VCCO + 0.2 | V | Xilinx DS925 data sheet | see section 'bank voltages' for PS bank VCCO | ||||||
SC CPLD U27 I/O input voltage | -0.3 | 3.6 | V | Lattice MachXO2 familiy data sheet | - | ||||||
SC CPLD U27 differential I/O input voltage | 0 | 2.605 | V | Lattice MachXO2 familiy data sheet | - | PLL clock generator input | -0.2 | 3.0 | V | Si5345/44/42 Rev D Data Sheet | - |
Operating temperature | 0 | 60 | °C | F455B / Xilinx DS925 data sheet | - |
...
The TEB0911 board is capable to be operated at an operational temperatur range of 0 °C ... 85 °C without FMC cooling fans M1 ... M6 and NGFF M.2 PCIe socket U2, which limit the temperatur range.
Physical Dimensions
Module size: ... mm × ... mm. Please download the assembly diagram for exact numbers.
Mating height with standard connectors: ... mm.
PCB thickness: ... mm.
Highest part on PCB: approx. ... mm. Please download the step model for exact numbers.
...
Include Page | ||||
---|---|---|---|---|
|
- FMC connector (FMC C), J8
- FMC B cooling fan, M3