Page History

<!--
Template Revision 1.6468
(HTML comments will be not displayed in the document, no need to remove them. For Template/Skeleton changes, increase Template Revision number. So we can check faster, if the TRM style is up to date).
-->

...

<!--
General Notes:
Designate all graphics and pictures with a number and a description. For example "Figure 1: TE07xx-xx Block Diagram" or "Table 1: Initial delivery state". "Figure x" and "Table x" have to be formatted to bold.  
-->

<!--
Download Link: Goto tothe Basebase Folderfolder of the Module module (remove de/ or Carrier,en/ from the URL): for example : 
https://shop.trenz-electronic.de/en/Download/?path=Trenz_Electronic/TE0712
Use english URL "../en/..
 /Modules_and_Module_Carriers/4x5/4x5_Carriers/TE0703/
  -->

Overview

<!--
Wiki Link: Go to Base Folder of the Module or Carrier, for example : https://wiki.trenz-electronic.de/display/PD/TE0706
 -->

Refer to https://wiki.trenz-electronic.de/display/PD/TEBA0841+TRM for the current online version of this manual and other available documentation.

The Trenz Electronic TEBA0841 is a Carrier Board for testing, evaluation and development purposes, especially for the Multi-gigabit transceiver units of the TE0841 and TE0741 modules. Although this base-board is dedicated to the modules TE0841 and TE0741, it is also compatible with other Trenz Electronic 4 x 5 cm SoMs.

...

The Trenz Electronic TEBA0841 is a low cost carrier board for testing, evaluation and development purposes of the TE0841 and TE0741 modules. Although this base-board is dedicated to the modules TE0841 and TE0741, it is also compatible with other Trenz Electronic 4 x 5 cm SoMs. The carrier board offers one SFP connector, one Micro USB2 B connector, two 2x25-pin headers and one XMOD header to get access to the I/O's and interfaces of FPGA modules. To test and evaluate the Multi-gigabit transceiver units of the FPGA module, 6 MGT lanes on the carrier board are routed in a loop-back circuit on the B2B connectors.

See page "4 x 5 cm carriers" to get information about the SoMs supported by the TEBA0841 carrier board.

<!--
Use short link the Wiki Ressource page: for example:
http://trenz.org/te0720-info
List of available short links: https://wiki.trenz-electronic.de/display/CON/Redirects
  -->

Refer to http://trenz.org//teba0841-info for the current online version of this manual and other available documentation.

Key Features

• SFP+ connector (Enhanced small form-factor pluggable), supports data transmission rates up to 10 Gbit/s
• Micro USB2 .0 Type B Connector (J10)
• Trenz Electronic 4x5 module Socket B2B connectors (3 x Samtec LSHM series connectors)
• 4 x 5 SoM programmable by XMOD JTAG/UART header (JX1)
  
• 2 x user LEDs routed to I/O-pins of the SoM
• Soldering-pads J17 and J20 for optional pin headers for access to SoM's I/O-bank - pins, usable as LVDS-pairs
• Soldering-pads J3 and J4 for optional pin headers for access to further interfaces and I/O's of the SoM
• 2 x user LEDs routed to I/O-pins of the SoM
• 4-bit DIP switch for setting module parameters
• 4x VCCIO selection jumper to set module's bank voltages
  
  

Additional assembly options are available for Additional assembly options are available for cost or performance optimization upon request.

Block Diagram

Image Removed

Figure 1: TEBA0841-01 Block Diagram.

Main Components

Image RemovedImage Removed

Figure 2: TEBA0841-01 Carrier Board.

<!--
Rules for all diagrams:
1. All diagrams are wrapped in the "Scroll Title" macro.
	- The title has to be named with the diagrams name
	- The anchor has the designation figure_x, whereby x is the number of the diagram

2. The Draw.IO diagram has to be inserted in the "Scroll Ignore" macro
	- Border has to be switched off in the macro edit
	- Toolbar has to be hidden in the macro edit

3. A PNG Export of the diagram has to be inserted in the "Scroll Only" macro, see Wiki page "Diagram Drawing Guidelines" how to do this step.

The workaround with the additional PNG of the diagram is necessary until the bug of the Scroll PDF Exporter, which cuts diagram to two pages, is fixed.



IMPORTANT NOTE: In case of copy and paste the TRM skeleton to a new Wiki page, delete the Draw.IO diagrams and the PNGs, otherwise due to the linkage of the copied diagrams every change in the TRM Skeleton will effect also in the created TRM and vice versa!

See page "Diagram Drawing Guidelines" how to clone an existing diagram as suitable template for the new diagram! 


   -->

Main Component

Photo shows similar TEBA0841-01

1. Samtec Razor Samtec Razor Beam™ LSHM-150 B2B connector, JB1
2. Samtec Razor Beam™ LSHM-150 B2B connector, JB3
3. Samtec Razor Beam™ LSHM-130 B2B connector, JB2
4. 6-pin header J26, for selecting PL I/O-bank voltage
5. 6-pin header J27, for selecting PL I/O-bank voltage
6. Micro USB2 .0 Type B Connector connector J12 (Device or OTG mode)
7. XMOD FTDI JTAG/UART header, JX1 ('XMOD FTDI JTAG Adapter'-compatible pin-assignment)
8. User LED D1 (green)
9. User LED D2 (red)
10. SFP+ Connector, J1
11. 50-pin header soldering-pads J17, for access to PL I/O-bank pins (LVDS-pairs possible42 I/O'S, 21 LVDS pairs)
12. 50-pin header soldering-pads J20, for access to PL I/O-bank pins (LVDS-pairs possible42 I/O'S, 21 LVDS pairs)
13. 16-pin header soldering-pads J3, JTAG/UART header ('XMOD FTDI JTAG Adapter'-compatible pin-assignment)
14. 10-pin header soldering-pads J4, for access to SoM6 I/O's SDIO-port, if available

Initial Delivery State

Board is shipped in following configuration:

• VCCIO voltage selection jumpers are all set to 1.8 V.
• Pin headers (not soldered to the board, but included in the package as separate component)

...

<!--
Connections and Interfaces or B2B Pin's which are accessible by User
  -->

B2B Connector

With the TEBA0841 Carrier Board's Board-to-Board Connectors (B2B) the MIO- and PL I/O-bank's pins and further interfaces of the mounted SoM can be accessed. A large quantity of these I/O's are also usable as differential pairs. The connectors provide also VCCIO voltages to operate the I/O's properly.

Following table gives a summary of the available I/O's, interfaces and differential pairs of the B2B connectors JB1, JB2 and JB3:

-->

B2B Connectors

Following table gives a summary of the available I/O's, interfaces and differential pairs of the mounted SoM on the B2B connectors JB1, JB2 and JB3 of the carrier board:

Table 1: General overview of PL I/O signals and SoM's interfaces connected to the B2B connectors.

On-board Pin Header

The TEBA0841 Carrier Board carrier board has 4 footprints as soldering pads to mount 2.54mm grid size pin headers to get access the PL I/O-bank's pins and further interfaces of the mounted SoM. With these pin headers, SoM's PL-I/O's are available to the user, a large quantity of these I/O's are also usable as  differential pairs.

Following table gives a summary of the pin-assignment, available interfaces and functional I/O's of the pin headers:

Table 2: General overview of PL I/O signals, SoM's interfaces and control signals connected to the on-board connectors.

SFP+ Connector

The TEBA0841 Carrier Board carrier board is equipped with one SFP+ connector J1 (board-rev. 01: Molex 74441-0001). The connector is embedded fitted into a SFP cage J2 (board-rev. 01: Molex 74737-0009).

The differential RX/TX data lanes are connected to B2B connector JB2, the control-lines are connected to B2B connector JB1 and are assigned to MIO-pins of the mounted SoMconnector JB1.

Following table describes the pin-assignment of the SFP+ connector in detail:

Table 3: SFP+ connector pin-assignment.

¹⁾ Important: For proper operation, a wire patch to GND is done at recently delivered boards. Connect to GND, if not done. See PCB drawing below:

Image Removed

Figure 3: PCB wire patch for SFP+ connector.

...

Loop Back Circuits on B2B Connector JB1 and JB2

The TEBA0841 carrier board is mainly designed for the 4 x 5 SoMs TE0841 and TE0741. This SoMs have GTX-Transceiver units on their the FPGA -modules devices with up to 8 available MGT - lanes. To test this MGT - lanes, 5 6 RX/TX differential pairs are bridged routed in loop back circuit on-board, hence the transmitted data on this those MGT - lanes flows back to their sources its source in a loop - back circuit without intentional processing or modification.

The MGT lane pins are bridged routed on-board as fellowsfollows, if 4 x 5 SoM TE0741 TE0841 is mounted on carrier board:

Table 4: Looped-backed MGT-lanes for mounted 4 x 5 SoM TE0741.TE0841

...

JTAG access to the mounted SoM is provided through B2B connector JB2 JB3 and is routed to the XMOD header JX1 and also to pin header J3. With the TE0790 XMOD USB2 .0 to JTAG adapter, the FPGA device of the mounted SoM can be programed via USB2 .0 interface.

Table 5: JTAG interface signals.

XMOD FTDI JTAG-Adapter Header JX1

The JTAG interface of the mounted SoM can be accessed via XMOD header JX1, so in use with the XMOD-FT2232H adapter-board TE0790 the mounted SoM can be programmed via USB2 .0 interface. The TE0790 board provides also an UART interface to the SoM's Zynq FPGA device which can be accessed by the USB2 .0 interface of the adapter-board while the signals between these serial interfaces will be converted.

Following table describes the signals and interfaces of the XMOD header JX1:

Table 6: XMOD header JX1 signals and connections.

When using XMOD FTDI JTAG Adapter TE0790, the adapter-board's VCC and VCCIO will be sourced by the on-boards 3.3V supply voltage. Set the XMOD DIP-switch with the setting:

Table 7: XMOD adapter board DIP-switch positions for voltage configuration.

...

As alternative to the XMOD header JX1, on the Carrier Board carrier board pin header J3 is present, which has a XMOD header-compatible pin-assignment, but also two additional pins (15,16) as differential pairs pair to supply the mounted SoM with an external MGT reference clock signal:

Table 8: JTAG/UART header J3 signals and connections.

UART Interface

UART interface is available on B2B connector JB1 and is usually established by MIO-pins of the PS-bank of the mounted SoM's Zynq FPGA device. With the TE0790 XMOD USB2 .0 adapter, the UART signals can be converted to USB2 .0 interface signals:

Table 9: UART interface signals.

SD IO Interface

The SD IO interface of the mounted SoM is routed to the pin header J4. Due to the different operation voltage levels of the MicroSD Card socket (3.3V) and the and the SoM's Zynq device MIO-bank (1.8V), a VDD/VCCIO translation is necessary which can be provided for example by Texas Instruments TXS02612 SDIO port expander IC. Both voltage levels are available on pin header J4:

...

Table 7: SD IO interface signals.

USB2.0 Interface

TEBA0841 board has one physical Micro USB2.0 type B socket J10, the differential data signals of the USB2.0 socket are routed to the B2B connector JB2, where they can be accessed by the corresponding USB2.0 PHY transceiver of the mounted SoM.

With Micro USB2.0 type B socket, the USB2.0 interface can also be used in Device or OTG mode.

Following table gives an overview of the USB2.0 interface signals:

...

JB2-48

...

USB2 Interface

TEBA0841 board has one physical Micro USB2 Type B socket J10, the differential data signals of the USB2 socket are routed to the B2B connector JB2, where they can be accessed by the corresponding USB2 PHY transceiver of the mounted SoM, if available.

With Micro USB2 Type B connector, the USB2 interface is usable in Device or OTG mode.

Following table gives an overview of the USB2 interface signals:

Table 10: USB2 interface signals and connections

On-board Peripherals

<!--
Components on the Module, like Flash, PLL, PHY...
  -->

On-board LEDs

The on-board LEDs are available to the user and can be used to indicate system status and activities:

Table 11: On-board LEDs

DIP-Switch

There are one 4-bit DIP-witches S1 present on the TEBA0841 board to configure options and set parameters. The following table describes the of the particular switches:

Table 12: DIP-switch S1

Table 8: USB2.0 interface signals and connections.

On-board Peripherals

<!--
Components on the Module, like Flash, PLL, PHY...
  -->

On-board LEDs

The on-board LEDs are available to the user and can be used to indicate system status and activities:

...

Figure 11: On-board LEDs

VCCIO Selection Jumper

On the TEBA0841 carrier board different VCCIO configurations can be selected by the jumper header J26, J27, J5 and J27J6.

TE 4 x 5 Modules have a standard assignment of PL-bank I/O voltages on their the B2B connectors, which will be fed with I/O voltage from base-board.

Table 1213: Base-board PL-bank I/O voltages VCCIOA and ... VCCIOD

Following table describes how to configure the base-board supply-voltages by jumpers:

Table 1314: Configuration of base-board supply-voltages via jumpers. Jumper-Notification: 'Jx: 1-2' means pins 1 and 2 are connected, 'Jx: 3-4' means pins 3 and 4 are connected, and so on.

...

The maximum power consumption of the Carrier Board carrier board depends mainly on the mounted SoM's FPGA design running on the Zynq device.

Xilinx provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.

Table 1415: Typical power consumption.

 * TBD - To Be Determined soon with reference design setup.

...

The external power-supply can be connected to the board by the following pins:

Table 1516: Connector pins capable for external 3.3V power supply

...

The PL-bank I/O voltages 1.8V, 2.5V and 3.3V will be available after the mounted SoM's 3.3V voltage level has reached stable state on B2B-connector pins JM2-10 and JM2-12 (JB2-9, JB2-11), meaning that all on-module voltages have become stable and module is properly powered up.

Following diagram shows the distribution of the external input voltage of nominal 3.3V to the components:
Image Removed

...

...

Power Rails

The voltage direction of the power rails is from board and on-board connectors' view:

Table 1617: Power pin description of B2B module connector.

Table 18: Power Pin description of on-board connector

Table 17: Power Pin description of on-board connector.

Table 19Table 18: Power Pin description of VCCIO selection jumper pin header.

Table 1920: Power pin description of peripheral connector.

Table 2021: Power pin description of XMOD/JTAG Connector.connector

Board to Board Connectors

...

Technical Specifications

Absolute Maximum Ratings

Table 2122: Board absolute maximum ratings.

Recommended Operating Conditions

Table 2223: Module recommended operating conditions.

Operating Temperature Ranges

Industrial TEBA0841 carrier board operating temperature range is industrial grade: -40°C to +85°C.

The TEBA0841 Carrier Board itself is capable to be operated at industrial grade temperature range.

Please check the operating temperature range of the mounted SoM, which determine the relevant operating temperature range of the overall system.

Physical Dimensions

Please note that two different units are used on the figures below, SI system millimeters (mm) and imperial system .

Physical Dimensions

thousandths of an inch(mil). This is because of the 100mil pin headers used, see also explanation below. To convert mils to millimeters and vice versa use formula 100mil's = 2,54mm.

• Module size: 56mm × 75mm.  Board size:  PCB 56.47 mm ×  75 mm. Notice that some parts the are hanging slightly over the edge of the PCB like the mini USB-jacks and the SFP+ connector, which determine the total physical dimensions of the carrier board. Please download the assembly diagram for exact numbers.

• Mating height of the module with standard connectors: 8mm.

• PCB thickness: ca. 1.65mm.

• Highest part on the PCB is the SFP+ connector, which has an approximately 11.3 mm 3mm overall hight. Please download the step model for exact numbers.

 The dimensions are given in mm and mil (milli inch).

Image Removed

...

Revision History

Hardware Revision History

Table 2324: Module hardware revision history.

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.
Image Removed

...

...

...

Document Change History

<!--
Generate new entry:
1.add new row below first
2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number
3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description.
  -->

...

...