Page History
...
Date | Vivado | Project Built | Authors | Description |
---|---|---|---|---|
2018-07-11 | 2018.2 | TE0808-test_board_noprebuilt-vivado_2018.2-build_02_20180711143743.zip TE0808-test_board-vivado_2018.2-build_02_20180711143702.zip | John Hartfiel |
|
2018-03-29 | 2017.4 | TE0808-test_board-vivado_2017.4-build_07_20180329151341.zip TE0808-test_board_noprebuilt-vivado_2017.4-build_07_20180329151355.zip | John Hartfiel |
|
2018-01-16 | 2017.4 | TE0808-test_board-vivado_2017.4-build_04_20180116144644.zip TE0808-test_board_noprebuilt-vivado_2017.4-build_04_20180116144657.zip | John Hartfiel |
|
2018-01-15 | 2017.4 | TE0808-test_board-vivado_2017.4-build_03_20180115084954.zip TE0808-test_board_noprebuilt-vivado_2017.4-build_03_20180115085020.zip | John Hartfiel |
|
2017-12-20 | 2017.2 | TE0808-test_board-vivado_2017.2-build_07_20171220192501.zip | John Hartfiel |
|
2017-11-22 | 2017.2 | TE0808-test_board-vivado_2017.2-build_05_20171122080211.zip TE0808-test_board_noprebuilt-vivado_2017.2-build_05_20171122080228.zip | John Hartfiel |
|
2017-11-16 | 2017.2 | TE0808-test_board-vivado_2017.2-build_05_20171116151545.zip | John Hartfiel |
|
2017-11-13 | 2017.2 | TE0808-test_board-vivado_2017.2-build_05_20171113140954.zip TE0808-test_board_noprebuilt-vivado_2017.2-build_05_20171113141908.zip | John Hartfiel |
|
...
Software | Version | Note |
---|---|---|
Vivado | 20172018.42 | needed |
SDK | 20172018.42 | needed |
Hardware
HTML |
---|
<!-- Hardware Support --> |
...
Module Model | Board Part Short Name | PCB Revision Support | DDR | QSPI Flash | Others | Notes |
---|---|---|---|---|---|---|
REV02, REV03 | 2GB | 64MB | Xilinx has stopped ES1 support with 2018.2, please use 2017.4 reference design | |||
TE0808-ES2 | es2 | REV03, REV04 | 2GB | 64MB | ||
TE0808-2ES2 | 2es2 | REV03, REV04 | 2GB | 64MB | ||
TE0808-04-09EG-1EA | 9eg_1ea | REV04 | 2GB | 64MB | ||
TE0808-04-09EG-1EB | 9eg_1eb | REV04 | 4GB | 64MB | ||
TE0808-04-09EG-1ED | 9eg_1eb | REV04 | 4GB | 64MB | 1,0 mm connector | |
TE0808-04-09EG-1EE | 9eg_1eb | REV04 | 4GB | 128MB | ||
TE0808-04-09EG-1EL | 9eg_1eb | REV04 | 4GB | 128MB | 1,0 mm connector | |
TE0808-04-09EG-2IB | 9eg_2ib | REV04 | 4GB | 64MB | ||
TE0808-04-09EG-2IE | 9eg_2ib | REV04 | 4GB | 128MB | ||
TE0808-04-06EG-1EE | 6eg_1ee | REV04 | 4GB | 128MB | ||
TE0808-04-06EG-1E3 | 6eg_1ee | REV04 | 4GB | 128MB | 1,0 mm connector | |
TE0808-04-15EG-1EB | 15eg_1eb | REV04 | 4GB | 64MB | ||
TE0808-04-15EG-1EE | 15eg_1eb | REV04 | 4GB | 128MB |
...
Reference Design is available on:
Design Flow
HTML |
---|
<!-- Basic Design Steps Add/ Remove project specific --> |
...
TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality
- _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:
- Press 0 and enter for minimum setup
- (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x:\<design name>)
- Create Project
- Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"
Note: Select correct one, see TE Board Part Files
Important: Use Board Part Files, which did not ends with *_tebf0808
- Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"
- Create HDF and export to prebuilt folder
- Run on Vivado TCL: TE::hw_build_design -export_prebuilt
Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
- Run on Vivado TCL: TE::hw_build_design -export_prebuilt
- Generate Programming Files with HSI/SDK
- Run on Vivado TCL: TE::sw_run_hsi
Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv" - (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_sdk
Note: See SDK Projects
- Run on Vivado TCL: TE::sw_run_hsi
...
For SDK project creation, follow instructions from:
Application
...
zynqmp_fsbl
Xilinx default FSBL
zynqmp_fsbl_flash
TE modified 20172018.4 2 FSBL
Changes:
- Set FSBL Boot Mode to JTAG
- Disable Memory initialisation
...
hello_te0808
Hello TE0808 is a Xilinx Hello World example as endless loop instead of one console output.
...
Date | Document Revision | Authors | Description | ||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
|
| ||||||||||||||||||||||
v.20 | John Hartfiel |
| |||||||||||||||||||||||
2018-02-08 | v.19 | John Hartfiel |
| ||||||||||||||||||||||
2017-12-20 | v.14 | John Hartfiel |
| ||||||||||||||||||||||
2017-11-22 | v.10 | John Hartfiel |
| ||||||||||||||||||||||
2017-11-14 | v.6 | John Hartfiel |
| ||||||||||||||||||||||
All |
|
Legal Notices
Include Page | ||||
---|---|---|---|---|
|