Page History
...
| FTDI Chip U3 Pin | Signal Schematic Name | Connected to | Notes |
|---|---|---|---|
| Pin 12, ADBUS0 | TCK | FPGA bank 11B, pin H3G2 | JTAG interface |
| Pin 13, ADBUS1 | TDI | FPGA bank 11B, pin H4F5 | |
| Pin 14, ADBUS2 | TDO | FPGA bank 11B, pin J4F6 | |
| Pin 15, ADBUS3 | TMS | FPGA bank 11B, pin J5G1 | |
| Pin 32, BDBUS0 | BDBUS0 | FPGA bank 8, pin A4 | user configurable |
| Pin 33, BDBUS1 | BDBUS1 | FPGA bank 8, pin B4 | user configurable |
| Pin 34, BDBUS2 | BDBUS2 | FPGA bank 8, pin B5 | user configurable |
| Pin 35, BDBUS3 | BDBUS3 | FPGA bank 8, pin A6 | user configurable |
| Pin 37, BDBUS4 | BDBUS4 | FPGA bank 8, pin B6 | user configurable |
| Pin 38, BDBUS5 | BDBUS5 | FPGA bank 8, pin A7 | user configurable |
...
Overview
Content Tools