Page History
...
- Xilinx Zynq UltraScale+ MPSoC (XCZU2CG / XCZU2EG, XCZU3CG / XCZU3EG or XCZU4CG / XCZU4EV)
- Quad-core or dual-core Cortex-A53 64-bit ARM v8 application processing unit (APU) (depends on assembly variant CG,EG,EV)
- Dual Cortex-R5 32-bit ARM v7 real-time processing unit (RPU)
Four high-speed serial I/O (HSSIO) interfaces supporting following protocols:
- PCI Express® interface version 2.1 compliant
- SATA 3.1 specification compliant interface
DisplayPort source-only interface with video resolution up to 4k x 2k
- USB 3.0 specification compliant interface implementing a 5 Gbit/s line rate
- 1 GB/s serial GMII interface
- 132 x HP PL I/Os (3 banks)
- 14 x PS MIOs (6 of the MIOs intended for SD card interface in default configuration)
- 4 x serial PS GTR transceivers
- 2 GByte DDR4 SDRAM, 32bit databus-width
- 128 MByte QSPI boot Flash in dual parallel mode
- 4 8 GByte eMMC
- Programmable quad PLL clock generator PLL for PS GTR clocks (optional external reference)
- Gigabit Ethernet transceiver PHY (Marvell Alaska 88E1512)
- MAC address serial EEPROM with EUI-48™ node identity (Microchip 24AA025E48)
- Hi-speed USB2 ULPI transceiver with full OTG support (Microchip USB3320C)
- Plug-on module with 2 x 100-pin and 1 x 60-pin high-speed hermaphroditic strips
- All power supplies on board
- Size: 50 x 40 mm
...
- Xilinx Zynq UltraScale+ MPSoC, U1
- 1.8V, 512 Mbit QSPI flash memory, U7
- 1.8V, 512 Mbit QSPI flash memory, U17
- 8 Gbit (512 x 16) DDR4 SDRAM, U2
- 8 Gbit (512 x 16) DDR4 SDRAM, U3
- Marvell Alaska 88E1512 integrated 10/100/1000 Mbps energy efficient ethernet transceiver, U8
- 6A PowerSoC DC-DC converter (PL_VCCINT, 0.85V), U5
- B2B connector Samtec Razor Beam™ LSHM-150, JM1
- B2B connector Samtec Razor Beam™ LSHM-150, JM2
- B2B connector Samtec Razor Beam™ LSHM-130, JM3
- 4 8 GByte eMMC memory, U6
- Lattice Semiconductor MachXO2 System Controller CPLD, U21
- I2C programmable, any frequency , any output quad clock generator, U10
- Highly integrated full featured hi-speed USB 2.0 ULPItransceiver, U18
- LED D1(Red) Done Pin
- LED D2 (Green) CPLD Status, User LED
- LED D3 (Red) PS Error
- LED D4 (Green) PS Error Status
...
eMMC Flash memory device(U6) is connected to the ZynqMP PS MIO bank 500 pins MIO13..MIO23. eMMC chips MTFC4GACAJCNIS21ES08G-4M IT JCLI (FLASH - NAND Speicher-IC 32 (64 Gb (4 G x 81) MMC ) is used.
DDR4 Memory
...
Two quad SPI compatible serial bus flash N25Q512A flash MT25QU512ABB8E12-0SIT memory chips are provided for FPGA configuration file storage. After configuration completes the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths to be used. The maximum data transfer rate depends on the bus width and clock frequency.
...
Date | Revision | Contributors | Description | ||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
|
| ||||||||||||||||||||||||
v.78 | Martin Rohrmüller |
| |||||||||||||||||||||||||
2019-05-08 | v.77 | John Hartfiel |
| ||||||||||||||||||||||||
2018-11-12 | v.74 | John Hartfiel |
| ||||||||||||||||||||||||
2018-08-30 | v.73 | John Hartfiel |
| ||||||||||||||||||||||||
2018-07-12 | v.69 | Ali Naseri |
| ||||||||||||||||||||||||
2018-06-11 | v.61 | John Hartfiel |
| ||||||||||||||||||||||||
2018-03-12 | v.54 |
| |||||||||||||||||||||||||
2017-11-20 | v.51 | John Hartfiel |
| ||||||||||||||||||||||||
2017-11-10 | v.50 | John Hartfiel |
| ||||||||||||||||||||||||
2017-10-18 | v.49 | John Hartfiel |
| ||||||||||||||||||||||||
2017-09-25 | v.48 | John Hartfiel |
| ||||||||||||||||||||||||
2017-09-18 | v.47 | John Hartfiel |
| ||||||||||||||||||||||||
2017-08-30 | v.46 | Jan Kumann |
| ||||||||||||||||||||||||
2017-08-24 | v.36 | John Hartfiel |
| ||||||||||||||||||||||||
2017-08-21 | v.34 | John Hartfiel |
| ||||||||||||||||||||||||
2017-08-21 | v.33 | Jan Kumann |
| ||||||||||||||||||||||||
| v.7 | John Hartfiel |
| ||||||||||||||||||||||||
2017-08-07 | v.5 | Jan Kumann |
| ||||||||||||||||||||||||
-- | all |
|
|
...