...
Scroll Title |
---|
anchor | Table_AHW |
---|
title | Additional Hardware |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Additional Hardware | Notes |
---|
USB Cable for JTAG/UART | Check Carrier Board and Programmer for correct type |
|
Content
For general structure and of the reference design, see Project Delivery - Intel devices
Design Sources
Scroll Title |
---|
anchor | Table_DS |
---|
title | Design sources |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Type | Location | Notes |
---|
Quartus | <design name>/source_files/quartus | Quartus Project will be generated by TE Scripts | Software | <design name>/source_files/software | Additional Software will be generated by TE Scripts |
|
Prebuilt
Page properties |
---|
|
Notes : - prebuilt files
- Template Table:
Scroll Title |
---|
anchor | Table_PF |
---|
title | Prebuilt files |
---|
| Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
File | File-Extension | Description |
---|
BIF-File | *.bif | File with description to generate Bin-File | BIN-File | *.bin | Flash Configuration File with Boot-Image (Zynq-FPGAs) | BIT-File | *.bit | FPGA (PL Part) Configuration File | DebugProbes-File | *.ltx | Definition File for Vivado/Vivado Labtools Debugging Interface | Debian SD-Image | *.img | Debian Image for SD-Card | Diverse Reports | --- | Report files in different formats | Hardware-Platform-Specification-Files | *.hdf | Exported Vivado Hardware Specification for SDK/HSI and PetaLinux | LabTools Project-File | *.lpr | Vivado Labtools Project File | MCS-File | *.mcs | Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only) | MMI-File | *.mmi | File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only) | OS-Image | *.ub | Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk) | Software-Application-File | *.elf | Software Application for Zynq or MicroBlaze Processor Systems | SREC-File | *.srec | Converted Software Application for MicroBlaze Processor Systems |
|
|
Scroll Title |
---|
anchor | Table_PF |
---|
title | Prebuilt files (only on ZIP with prebuilt content) |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
File | File-Extension | Description |
---|
SOPC Information File | *.sopcinfo | File with description of the .qsys file to create software for the target hardware | Programmer Object File | *.pof | FPGA Configuration File | Diverse Reports | --- | Report files in different formats | Software-Application-File | *.elf | Software Application for NIOS II porcessor system |
|
Download
Reference Design is only usable with the specified Quartus version. Do never use different Versions of Quartus Software for the same Project.
...
- Open file "test_board.quar"
- Select Tools → Platform Designer from Quartus menu
- Open file "NIOS_test_board.qsys" in Platform Designer
- Open the component "onchip_ram" (double-click)
- Enable "Initialize memory content" and "Enable non-default initialization file" at Memory initialization, if disabled
- Specify Path for User created initialization file. You can find the file at \software\test_board\mem_init\NIOS_test_board_onchip_ram.hex
- Select Generate → Generate HDL... from the Platform Designer menu
The Generation window will appear
Select "VHDL" as the synthesis language and "None" from the simulation model dropdown menu
Select “Create block symbol file(.bsf)”, if not selected
- Click Generate and close Platform Designer
- Select Processing → Start Compilation from the Quartus menu to compile the Design
Launch
Programming
JTAG
Note |
---|
Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch. |
Trenz Electronic provides a tcl based built environment based on Quartus Design Flow.
See also:
The Trenz Electronic FPGA Reference Designs are TCL-script based projects. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS.
TE Scripts are only needed to generate the quartus project, all other additional steps are optional and can also executed by Intel Quartus/SDK GUI.
- Open _create_win_setup.cmd and follow instructions on shell:
- Press 0 and enter to start "Module Selection Guide"
- Create Project (follow instruction of the product selection guide), settings file will be configured automatically during this process
- (optional for manual changes) Select correct device and Quartus install path on "design_basic_settings.cmd" and create Quartus project with "quartus_create_project_batchmode.cmd"
Launch
Programming
JTAG
Not used on this Example.
MAX10 Flash
- Connect the Module to USB-Port
- Open Quartus project with "quartus_open_existing_project_guimode.cmd"Connect the Module to USB-Port
- Open the Quartus Prime Programmer from Tools → Programmer
- If the Arrow-USB-Blaster is not visible:
- Click "Hardware Setup..."
- Choose at the drop-down menu "Currently selected hardware" Arrow-USB-Blaster[USB0]
- Close "Hardware Setup"
- If the correct configuration file is not set:
- Delete other files
- Click "Add file..."
- select Select the correct * .sof pof file (Pathcreated project file: <project_directory>\<design_name>/quartus/output_files\/test_board.sof)
- Click start
MAX10 Flash
- Do step 1 to step 3 from section Programming → JTAG, if not done yet
- If the correct configuration file is not set:
- Delete other files
- Click "Add file..."Select the correct *.pof file (Path: <project_directory>\output_files\test_boardpof or prebuilt file: <design_name>/prebuilt/<board_part_short_name>/programming_files/*.pof)
- Click start"Start"
Usage
- Prepare Hardware like described on section Programming
- Connect UART USB (most cases same as JTAG)
...
- Open Serial Console "PuTTY"
- Change settings in category "Session"
- Connection Type: Serial
- COM Port: see device manager (Win OS)
- Speed: 115200
- Select "Implicit CR in every LF" in category "Terminal"
- Click Open
- Press reset button at module
- SDRAM test is running
- Flash test is running
- After the tests test finished, you can toggle between following LED sequences by pressing user button
- Spirit level
- Case statement sequence
- Shift register sequence
- Knightrider sequence
- Pulse-width modulation sequence
...
Scroll Title |
---|
anchor | Table_dch |
---|
title | Document change history. |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | 2*,*,3*,4* |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Date | Document Revision | Authors | Description |
---|
Page info |
---|
infoType | Modified date |
---|
dateFormat | yyyy-MM-dd |
---|
type | Flat |
---|
|
| Page info |
---|
infoType | Current version |
---|
dateFormat | yyyy-MM-dd |
---|
prefix | v. |
---|
count | 1 |
---|
type | Flat |
---|
|
| Page info |
---|
infoType | Modified by |
---|
type | Flat |
---|
|
| - change design to TE scripts
- new variants
| 2019-04-03 | v.4 | Thomas Dück | | -- | all | Page info |
---|
infoType | Modified users |
---|
dateFormat | yyyy-MM-dd |
---|
type | Flat |
---|
|
| -- |
|
...