Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

  • Industrial grade Xilinx Zynq SoC (XCZ7030, XC7Z035, XC7Z045)

    • 250 FPGA PL I/Os (120 LVDS pairs possible)
    • 17 PS MIOs on B2B connector available
  • Dual-core ARM Cortex-A9 MPCore™ with CoreSight™
  • 1632 (2x16)-bit wide 1GB DDR3L SDRAM
  • 32/64 MByte QSPI Flash memory
  • 4 or 8 GTX transceiver lanes (XC7Z030 variant has 4)
  • 1 Gigabit Ethernet transceiver PHY
  • Two User LED
  • EEPROM for storing Ethernet MAC Address
  • Hi-speed USB 2.0 ULPI transceiver with full OTG support
  • Programmable quad clock generator
  • Temperature compensated RTC (real-time clock)
  • Board to Board (B2B)
    • Plug-on module with 3 × 160-pin high-speed hermaphroditic strips
  • Power Supply
    • 12 V
  • Others:
    • On-board high-efficiency DC-DC converters
    • System management
    • eFUSE bit-stream encryption
    • AES bit-stream encryption
    • Evenly-spread supply pins for good signal integrity
    • Rugged for shock and high vibration

...

Scroll Title
anchorTable_RH_DCH
titleDocument change history.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

updae
DateRevisionContributorDescription

Page info
infoTypeModified date
dateFormatyyyy-MM-dd
typeFlat

Page info
infoTypeCurrent version
prefixv.
typeFlat
showVersionsfalse

Page info
infoTypeModified by
typeFlat
showVersionsfalse

  • correction key features
2019-10-10v.92Pedram Babakhani
  • document style

  • update

  • description bug fix
2019-03-01v.83

Pedram Babakhani

  • Add power note
2018-04-11v.81John Hartfiel
  • correction PDF link
2017-11-14v.80John Hartfiel
  • Update B2B Section
2017-11-13v.79Ali Naseri, Jan Kumann, John Hartfiel
  • First TRM release

--

all

Page info
infoTypeModified users
typeFlat
showVersionsfalse

  • --


...