Versions Compared

Old Version 2

changes.mady.by.user Martin Rohrmüller

Saved on

compared with

New Version 3

changes.mady.by.user Martin Rohrmüller

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

The Trenz Electronic CR00140-01 is an module a CRUVI motor driver module. It supports motors with up to 4 phases up to 40V.  

Refer to http://trenz.org/tec0850-info for the current online version of this manual and other available documentation.

...

Page properties
hiddentrue
idComments

Note:
 'description: Important components and connector or other Features of the module
→ please sort and indicate assembly options

Key Features'  must be split into 6 main groups for modues:

  • SoC/FPGA
    • Package:
    • Speed:
    • Temperature:
  • RAM/Storage
    • E.g. SDRAM, SPI
  • On Board
    • E.g. CPLD, PLL
  • Interface
    • E.g. ETH, USB, B2B, Display port
  • Power
    • E.g. Input supply voltage
  • Dimension


Key Features'  must be split into 6 main groups for carrier:

  • Modules
    • TE0808, TE807, TE0803,...
  • RAM/Storage
    • E.g. SDRAM, SPI
  • On Board
    • E.g. CPLD, PLL
  • Interface
    • E.g. ETH, USB, B2B, Display port
  • Power
    • E.g. Input supply voltage
  • Dimension


  • Modules/ SoC FPGA
  • On Board
    • MAX10 CPLD
  • Interface
    • CRUVI
  • Power
  • Dimension

Block Diagram

    • 2 phase current measurement
    • DC_LINK voltage measurement
    • 4x LEDs (2 power indicator, 2 user)
    • 2x Pushbutton
  • Interface
    • 4 phase screw terminal motor connector
    • CRUVI for control
      • 1x high speed connector 
      • 1 low speed connector
    • 6x1 pin header for single ended sensors
    • 5x2 pin header for differential sensors
  • Power
    • screw terminal for up to 40 V DC motor supply
  • Dimension
    • 131 mm x 68.35 mm


Block Diagram

Page properties
hiddentrue
Page properties
hiddentrue
idComments

add drawIO object here.

Note

For more information regarding how to draw a diagram, Please refer to "Diagram Drawing Guidline" .


...

Scroll Title
anchorFigure_OV_BD
titleTExxxx CR00140 block diagram


Scroll Ignore

draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNameBD_CR00140
simpleViewerfalse
width
diagramWidth650
revision11
Create DrawIO object here: Attention if you copy from other page, objects are only linked.


Scroll Only

image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixedImage Added


Main Components

Page properties
hiddentrue
idComments

Notes :

  • Picture of the PCB (top and bottom side) with labels of important components
  • Add List below


Note

For more information regarding how to add board photoes, Please refer to "Diagram Drawing Guidline" .




Scroll Title
Scroll Title
anchorFigure_OV_MC
titleTExxxx CR00140 main components


Scroll Ignore

Create DrawIO object here: Attention if you copy from other page, objects are only linked.

Scroll Only

image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed

  1. ...
  2. ...
  3. ...

Initial Delivery State

Page properties
hiddentrue
idComments

Notes :

Only components like EEPROM, QSPI flash can be initialized by default at manufacture.

If there is no components which might have initial data ( possible on carrier) you must keep the table empty

...

anchorTable_OV_IDS
titleInitial delivery state of programmable devices on the module

...

Storage device name

...

Content

...

Notes

...

Quad SPI Flash

...

Configuration Signals

Page properties
hiddentrue
idComments
  • Overview of Boot Mode, Reset, Enables.

...

anchorTable_OV_BP
titleBoot process.

...

MODE Signal State

...

anchorTable_OV_RST
titleReset process.

...

Signal

...

Signals, Interfaces and Pins

Page properties
hiddentrue
idComments

Notes :

  • For carrier or stand-alone boards use subsection for every connector type (add designator on description, not on the subsection title), for example:
    • SD
    • USB
    • ETH
    • FMC
    • ...
  • For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
    • JTAG
    • UART
    • I2C
    • MGT
    • ...

Board to Board (B2B) I/Os

FPGA bank number and number of I/O signals connected to the B2B connector:

...

anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

...

JTAG access to the TExxxx SoM through B2B connector JMX.

...

anchorTable_SIP_JTG
titleJTAG pins connection

...

JTAG Signal

...

B2B Connector

...

MIO Pins

...

hiddentrue
idComments

you must fill the table below with group of MIOs which are connected to a specific components or peripherals, you do not have to specify pins in B2B, Just mention which B2B is connected to MIOs. The rest is clear in the Schematic.

Example:

draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNameMC_CR00140
simpleViewerfalse
width
diagramWidth641
revision4



Scroll Only

Image Added


  1. Motor connector screw terminal, J8
  2. Power supply screw terminal, J7
  3. 5x2 pinheader, base for TEI0004 JTAG programmer, J10
  4. 5x2 pinheader for sensor selection, J3
  5. 6x1 pinheader for single ended sensors, J1
  6. 5x2 pinheader for differential sensors, J2
  7. User push buttons, S1, S2
  8. User LEDs, D1, D2
  9. LED DC_Link, D4
  10. LED Power Good, D3
  11. DCDC for 15V, U1
  12. DCDC for 5V, U2
  13. half bridge drivers, U8, U9, U10, U11
  14. MAX10 CPLD, U25
  15. CRUVI high speed connector
  16. CRUVI low speed connector
  17. ADCs, U3, U5, U7
  18. Shunt resistors, R22, R28

Initial Delivery State

...

SPI_CS , SPI_DQ0... SPI_DQ3

SPI_SCK

...

anchorTable_OBP_MIOs
titleMIOs pins

...

Page properties
hiddentrue
idComments

Notes :

  • add subsection for every component which is important for design, for example:
    • Two 100 Mbit Ethernet Transciever PHY
    • USB PHY
    • Programmable Clock Generator
    • Oscillators
    • eMMCs
    • RTC
    • FTDI
    • ...
    • DIP-Switches
    • Buttons
    • LEDs
Page properties
hiddentrue
idComments

Notes :

In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection

...

anchorTable_OBP
titleOn board peripherals

...

Quad SPI Flash Memory

Page properties
hiddentrue
idComments

Notes :Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options.

Only components like EEPROM, QSPI flash can be initialized by default at manufacture.

If there is no components which might have initial data ( possible on carrier) you must keep the table empty


Scroll Title
anchorTable_OBPOV_SPIIDS
titleQuad SPI interface MIOs and pinsInitial delivery state of programmable devices on the module

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MIO PinSchematicU?? PinNotes

...

Storage device name

Content

Notes

MAX10 CPLDdefault firmware REV01See firmware documentation


Signals, Interfaces and Pins

Page properties
hiddentrue
idComments

Notes :

  • For carrier or stand-alone boards use subsection for every connector type (add designator on description, not on the subsection title), for example:
    • SD
    • USB
    • ETH
    • FMC
    • ...
  • For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
    • JTAG
    • UART
    • I2C
    • MGT
    • ...

Board to Board (B2B) I/Os

FPGA bank number and number of I/O signals connected to the B2B connector:

Designator
Scroll Title
anchorTable_OBP_RTC
titleI2C interface MIOs and pins
Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
stylewidths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue
MIO PinSchematicU? PinNotes
Scroll Title
anchorTable_OBPSIP_I2C_RTCB2B
titleGeneral PL I/O to B2B connectors informationtitleI2C Address for RTC

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

CPLD BankB2B ConnectorI/O Signal CountVoltage Level
MIO PinI2C Address
Notes

...

anchorTable_OBP_EEP
titleI2C EEPROM interface MIOs and pins
3J912 x LVDS / 24 I/OsVADJ6 x RX + 6 x TX
3J94 I/OsVADJ
8J94 I/Os3.3VConstant 3.3V
1BJ95 I/Os3.3VJTAG, JTAGEN, Constant 3.3V
8J118 x I/Os3.3VConstant 3.3V



JTAG Interface

JTAG access to the CPLD of CR00140 is possible via the CRUVI high speed connector J9 or the pinheader J10, which is a base for TEI004 JTAG programmer.

...

Scroll Title
anchorTable_OBPSIP_I2C_EEPROMJTG
titleI2C address for EEPROMJTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MIO PinI2C AddressDesignatorNotes

LEDs

...

anchorTable_OBP_LED
titleOn-board LEDs

JTAG Signal

B2B Connector

Pin headerNotes
TMSJ9-55J10-5pull up
TDIJ9-51J10-9pull up
TDOJ9-53J10-3
TCK

J9-59

J10-1pull down
JTAG_EN J9-57-pull up


On-board Peripherals

...

Page properties
hiddentrue
idComments

Notes :

Minimum and Maximum density of DDR3 SDRAM must be mentioned for other assembly options. (pay attention to supported address length for DDR3)

The TE???? SoM has ??? GByte volatile DDR3 SDRAM IC for storing user application code and data.

  • Part number: 
  • Supply voltage:
  • Speed: 
  • NOR Flash
  • Temperature: 

...

  • add subsection for every component which is important for design, for example:
    • Two 100 Mbit Ethernet Transciever PHY
    • USB PHY
    • Programmable Clock Generator
    • Oscillators
    • eMMCs
    • RTC
    • FTDI
    • ...
    • DIP-Switches
    • Buttons
    • LEDs

LEDs

Scroll Title
anchorTable_OBP_ETHLED
titleEthernet PHY to Zynq SoC connectionsOn-board LEDs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Bank
Designator
Signal NameETH1ETH2Signal Description

CAN Transceiver

...

anchorTable_OBP_CAN
titleCAN Tranciever interface MIOs

...

ColorConnected toSignal nameActive LevelNote
D1greenU25-B2LED1highUser LED, CPLD Firmware dependent, see Firmware description.
D2greenU25-D6LED0highUser LED, CPLD Firmware dependent, see Firmware description.
D3greenU1-A3, U2-B1PGOODhighON when +15.0V_M and +5.0V_M regulator indicated power good. Connected via transistor T1.
D4greenDC_LINK-lowON when DC_LINK above 11.7V. Connected via comparator U14D to DC_LINK


Buttons

...

Scroll Title
anchorTable_OBP_CLKLED
titleOsillatorsOn-board LEDs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

KHz
DesignatorDescriptionFrequencyNoteMHzMHzConnected toSignal nameActive LevelNote
S1U25-B10BUTTON2lowUser button, CPLD Firmware dependent, see Firmware description
S2U25-C10BUTTON1lowUser button, CPLD Firmware dependent, see Firmware description


Power and Power-On Sequence

...