Table of Contents
The Trenz Electronic CR00140-01 is a CRUVI motor driver module. It supports motors with up to 4 phases up to 40V.
Refer to http://trenz.org/ for the current online version of this manual and other available documentation.
- On Board
- MAX10 CPLD
- 2 phase current measurement
- DC_LINK voltage measurement
- 4x LEDs (2 power indicator, 2 user)
- 2x Pushbutton
- 4 phase screw terminal motor connector
- CRUVI for control
- 1x high speed connector
- 6x1 pin header for single ended sensors
- 5x2 pin header for differential sensors
- screw terminal for up to 40 V DC motor supply
- 131 mm x 68.35 mm
- Motor connector screw terminal, J8
- Power supply screw terminal, J7
- 5x2 pinheader, base for TEI0004 JTAG programmer, J10
- 5x2 pinheader for sensor selection, J3
- 6x1 pinheader for single ended sensors, J1
- 5x2 pinheader for differential sensors, J2
- User push buttons, S1, S2
- User LEDs, D1, D2
- LED DC_Link, D4
- LED Power Good, D3
- DCDC for 15V, U1
- DCDC for 5V, U2
- half bridge drivers, U8, U9, U10, U11
- MAX10 CPLD, U25
- CRUVI high speed connector
- ADCs, U3, U5, U7
- Shunt resistors, R22, R28
Initial Delivery State
Storage device name
|MAX10 CPLD||default firmware REV01||See firmware documentation|
Signals, Interfaces and Pins
Board to Board (B2B) I/Os
FPGA bank number and number of I/O signals connected to the B2B connector:
|CPLD Bank||B2B Connector||I/O Signal Count||Voltage Level||Notes|
|3||J9||12 x LVDS / 24 I/Os||VADJ||6 x RX + 6 x TX|
|8||J9||4 I/Os||3.3V||Constant 3.3V|
|1B||J9||5 I/Os||3.3V||JTAG, JTAGEN, Constant 3.3V|
JTAG access to the CPLD of CR00140 is possible via the CRUVI high speed connector J9 and the pinheader J10, which is a base for TEI004 JTAG programmer. The JTAGEN signal is pulled up and available on J9 only. If JTAGEN is pulled low, the four signals can be used as user I/Os.
|JTAGEN||J9-57||-||high for enable JTAG port of CPLD, low for user I/Os, pull up|
|UART_RX||-||J10-7||CPLD Firmware dependent, see Firmware|
|UART_TX||-||J10-8||CPLD Firmware dependent, see Firmware|
|RST||-||J10-6||CPLD Firmware dependent, see Firmware|
|DGND||several, see CRUVI||J10-2, J10-10||-|
The pin headers J1, J2 and J3 constitute the sensor interface. It can be e.g. used with Encoders or Hall sensors. J3 is the selector between differential sensor interface (J2) or single ended sensors (J1). Connecting sensors is only allowed to one of the two pinheaders (J1/J2), the other one has to stay unconnected. In the figure below the jumper configuration of J3 to enable one or the other type of sensor interface is depicted.
The pinheaders for connection of the sensors are further described in the following table. For differential configuration 100 Ohm parallel termination is used.
|J1 pin (singel ended)||J2 pin (differential)|
CR00140 has a motor interface, where up to 4 phases can be driven.
Check carefully correct connection of the phases of the motor, according to the motor and the implemented driving algorithm.
|J8 pin lable||Note|
|Motor_A||A||Current measurement via R22 and ADC U3|
|Motor_B||B||Current measurement via R28 and ADC U5|
For the connection to a control unit, the CRUVI interface is implemented. One high speed connector J9 is assembled. The connectors are further described in section B2B Connectors. The connection of the signals and the voltage levels is described in the CPLD section.
|Connector - Pin|
J9-12, J9-18, J9-24, J9-30, J9-42, J9-48, J9-54, J9-13, J9-19, J9-25, J9-31, J9-37, J9-43, J9-49
A Intel/Altera MAX10 FPGA 10M08SAU169C8G (U25) is used as system controller. Table below lists the SC CPLD I/O signals and pins.
|Signal name||SC CPLD Pin||CPLD Bank||Connected to||Function||Notes|
|A0_P||J8||3||J9-14||CPLD firmware dependent||See CPLD Firmware|
|A0_N||K8||3||J9-16||CPLD firmware dependent||See CPLD Firmware|
|CPLD firmware dependent||See CPLD Firmware|
|A1_N||M12||3||J9-22||CPLD firmware dependent||See CPLD Firmware|
|A2_P||M9||3||J9-26||CPLD firmware dependent||See CPLD Firmware|
|A2_N||M8||3||J9-28||CPLD firmware dependent||See CPLD Firmware|
|A3_P||N8||3||J9-32||CPLD firmware dependent||See CPLD Firmware|
|A3_N||N7||3||J9-34||CPLD firmware dependent||See CPLD Firmware|
|A4_P||M7||3||J9-38||CPLD firmware dependent||See CPLD Firmware|
|A4_N||N6||3||J9-40||CPLD firmware dependent||See CPLD Firmware|
|A5_P||K5||3||J9-44||CPLD firmware dependent||See CPLD Firmware|
|A5_N||J5||3||J9-46||CPLD firmware dependent||See CPLD Firmware|
|B0_P||N5||3||J9-15||CPLD firmware dependent||See CPLD Firmware|
|B0_N||N4||3||J9-17||CPLD firmware dependent||See CPLD Firmware|
|B1_P||J7||3||J9-21||CPLD firmware dependent||See CPLD Firmware|
|B1_N||K7||3||J9-23||CPLD firmware dependent||See CPLD Firmware|
|B2_P||L11||3||J9-27||CPLD firmware dependent||See CPLD Firmware|
|B2_N||M11||3||J9-29||CPLD firmware dependent||See CPLD Firmware|
|B3_P||L10||3||J9-33||CPLD firmware dependent||See CPLD Firmware|
|B3_N||M10||3||J9-35||CPLD firmware dependent||See CPLD Firmware|
|B4_P||J6||3||J9-398||CPLD firmware dependent||See CPLD Firmware|
|B4_N||K6||3||J9-41||CPLD firmware dependent||See CPLD Firmware|
|B5_P||L5||3||J9-45||CPLD firmware dependent||See CPLD Firmware|
|B5_N||L4||3||J9-47||CPLD firmware dependent||See CPLD Firmware|
|HSIO||N9||3||J9-2||CPLD firmware dependent||See CPLD Firmware|
|HSO||N10||3||J9-6||CPLD firmware dependent||See CPLD Firmware|
|RESET||M5||3||J9-8||CPLD firmware dependent||See CPLD Firmware|
|HSI||N12||3||J9-10||CPLD firmware dependent||See CPLD Firmware|
|F5||1B||J9-51, J10-9||JTAG / user IO CPLD firmware dependent||See CPLD Firmware|
|TDO||F6||1B||J9-53, J10-3||JTAG / user IO CPLD firmware dependent||See CPLD Firmware|
|TMS||G1||1B||J9-55, J10-5||JTAG / user IO CPLD firmware dependent||See CPLD Firmware|
|JTAGEN||E5||1B||J9-57||JTAG enable CPLD firmware dependent||See CPLD Firmware|
|TCK||G2||1B||J9-59, J10-1||JTAG / user IO CPLD firmware dependent||See CPLD Firmware|
|SMB_ALERT||K2||2||J9-3||CPLD firmware dependent||See CPLD Firmware|
|SMB_SDA||H5||2||J9-5||CPLD firmware dependent||See CPLD Firmware|
|SMB_SCL||H4||2||J9-7||CPLD firmware dependent||See CPLD Firmware|
|REFCLK||M2||2||J9-11||CPLD firmware dependent||See CPLD Firmware|
|BUTTON1||C10||8||S2||CPLD firmware dependent||activ low, See CPLD Firmware|
|BUTTON2||B10||8||S1||CPLD firmware dependent||activ low, See CPLD Firmware|
|ENC_A||A10||8||U13-13||Sensor input channel A||-|
|ENC_B||A9||8||U13-12||Sensor input channel B||-|
|ENC_I||A11||8||U13-14||Sensor input channel I||-|
|LED0||D6||8||D2||CPLD firmware dependent||See CPLD Firmware|
|LED1||B2||8||D1||CPLD firmware dependent||See CPLD Firmware|
|M_BEMF_B_D||B5||8||U15-13||Back EMF signal phase B||-|
|M_BEMF_C_D||A5||8||U15-12||Back EMF signal phase C||-|
|Back EMF signal phase A||-|
|M_PWM_AH||F1||1A||U8-2||Phase A half bridge high (DC_LINK) side driver signal||-|
|M_PWM_AL||E3||1A||U8-3||Phase A half bridge low (PGND) side driver signal||-|
|M_PWM_BH||E1||1A||U9-2||Phase B half bridge high (DC_LINK)side driver signal||-|
|M_PWM_BL||D1||1A||U9-3||Phase B half bridge low (PGND) side driver signal||-|
|M_PWM_CH||E4||1A||U10-2||Phase C half bridge high (DC_LINK)side driver signal||-|
|M_PWM_CL||C1||1A||U10-3||Phase C half bridge low (PGND) side driver signal||-|
|M_PWM_DH||C2||1A||U11-2||Phase D half bridge high (DC_LINK) side driver signal||-|
|M_PWM_DL||B1||1A||U11-3||Phase D half bridge low (PGND) side driver signal||-|
|SD_IA||E6||8||U3-6||Current measurement phase A||33 Ohm series Resistor|
|SCLK_A||B3||8||U3-7, U5-7||Clock for ADC for current measurement phase A and B||(5-20 MHz)|
|SD_V||B4||8||U7-6||Voltage measurement DC_LINK||33 Ohm series Resistor|
|SD_IB||A2||8||U5-6||Current measurement phase B||33 Ohm series Resistor|
|SCLK_V_A||A3||8||U7-7||Clock for ADC for voltage measurement DC_LINK||(5-20 MHz)|
|M_DISABLE_D_D||J1||2||U11-5||Halfe bridge disable phase D||disabled when high, pull up connected|
|M_DISABLE_A_D||M1||2||U8-5||Halfe bridge disable phase A||disabled when high, pull up connected|
|M_DISABLE_B_D||L2||2||U9-5||Halfe bridge disable phase B||disabled when high, pull up connected|
|M_DISABLE_C_D||K1||2||U10-5||Halfe bridge disable phase C||disabled when high, pull up connected|
|REFCLK||M2||2||J9-11||CPLD firmware dependent||-|
|RST||M3||2||J10-6||CPLD firmware dependent||-|
|UART_RX||N2||2||J10-7||CPLD firmware dependent||-|
|UART_TX||N3||2||J10-8||CPLD firmware dependent||-|
|CLK_25MHZ||H6||2||U26-3||Clock input for accurate 25 Mhz clk.||-|
CPLD Bank Voltages
|1A||+3.3V_D||3.3V||Provided via CRUVI|
|3.3V||Provided via CRUVI|
|2||+3.3V_D||3.3V||Provided via CRUVI|
|3||VADJ||1.8V, 2.5V, 3.3V||Provided via CRUVI, supported voltage levels are determined by the CPLD Firmware, and the connected base/controller.|
Provided via CRUVI
|Designator||Color||Connected to||Signal name||Active Level||Note|
|D1||green||U25-B2||LED1||high||User LED, CPLD Firmware dependent, see Firmware description.|
|D2||green||U25-D6||LED0||high||User LED, CPLD Firmware dependent, see Firmware description.|
|D3||green||U1-A3, U2-B1||PGOOD||high||ON when +15.0V_M and +5.0V_M regulator indicated power good. Connected via transistor T1.|
|D4||green||DC_LINK||-||low||ON when DC_LINK above 11.7V. Connected via comparator U14D to DC_LINK|
There are three isolating AD7403-8 ADCs for continous measurement oft phase A current (U3), phase B current (U5) and the DC_LINK voltage (U7) on board. The currents are measured through the shunt resistors R22, R28 for phase A and B respectively. The ADC clock is routed to the CPLD. For Currents the clock has the signal lable SCLK_A and for the voltage SCLK_V_A. The data signals are also routed to the CPLD. See CPLD Firmware for further description.
Back EMF zero crossing signals for sensor-less motor control are implemented for Phase A, B and C. They are routed via a triple channel Digital isolator (U15) to the CPLD. See CPLD Firmware for further description.
Half bridge drivers
Four ADuM7223 isolated half bridge drivers (U8, U9, U10, U11) are used for driving the four phases.
On the Motor side are two DCDCs on board. LTM8053 (U1) is utilized for the generation of the 15V transistor control voltage from VIN and can be measured on Testpoint TP1. A LTM8074 DCDC (U2) generates 5V from VIN for miscellaneous signals on the motor side of the PCB and can be measured on TP2.
Two isolated DCDCs ADUM5028 (U4, U6) are used for the generation two seperate clean 5V for the supply of the current measurement ADCs U3 and U5.
Power and Power-On Sequence
The 2K Microchip 24AA02E48 EEPROM with pre-programmed unique 48bit address is connected to the CRUVI HS (Signals: SMB_SDA, SMB_SCL) connector and can e.g. be used for identifiction purposes.
The motor driving stage is supplied via connector J7 with maximum of 40V DC. Polarity of the powersupply is noted on the PCB.
Check powersupply for correct polarity. Inversion of polarity will damage the module. At least Transistor T11 may be harmed. Furthermore make sure that under any circumstances the absolute maximum voltage does not exceed 42V.
The power consumption on the motor stage side (J7) is dominated by the connected motor and the corresponding driving algorithm. The idle consumption is given below.
|Power Input Pin||Typical Current||Note|
|VIN||~ 47mA||@24V (J7), no motor connected, no PWM signal driven.|
Power Distribution Dependencies
There is no power on sequence which has to be maintained.
|Power Rail Name|
Board to Board Connectors
CRUVI modules use on bottom side:
- TMMH-106-04-F-DV-A-M as Low Speed connectors, (12 pins, 6 per row)
- ST4-30-1.50-L-D as High Speed connectors, (60 pins, 30 per row)
CRUVI carrier use on top side:
- CLT-106-02-F-D-A-K as Low Speed connectors , (12 pins, 6 per row)
- SS4-30-3.50-L-D as High Speed connectors, (60 pins, 30 per row)
Connector Mating height
Mating heigh of the high speed connectors is 5mm. The low speed connectors mate correctly within a range from 4.78 mm to 5.29 mm.
Current rating of High Speed B2B connectors is 1.6A per pin (2 pins powered).
Current rating of Low Speed B2B connectors is 4.1A per pin (2 pins powered).
There is no data available for the connectors actual used here. Data available for other stacking heights of same connectors is summarized in the folllowing table:
|ST4/SS4 single ended (4mm stacking height!)||13.5GHz / 27 Gbps|
|ST4/SS4 differential (4mm stacking height!)||15.5 GHz / 31 Gbps|
|TMMH/CLT single ended (4.77mm stacking height!)||5.5GHz / 11 Gbps|
Operating Temp Range
All connectors are specified for a temp. range of -55 °C to 125 °C.
Absolute Maximum Ratings
|VIN||Motor supply voltage||0||42||V|
|digital part 3.3V supply voltage||-0.3||3.9||V|
|+5.0V_D||digital part 5V supply voltage||-0.3||6.0||V|
|VADJ||IO Bank Voltage||-0.3||3.9||V|
Recommended Operating Conditions
Operating temperature range depends also on customer design and cooling solution. Please contact us for options.
VADJ (3.3V operation)
VADJ (2.5V operation)
VADJ (1.8V operation)
|T (ambient)||-40||85||°C||SN65LBC173AD datasheet|
Module size: 68.35 mm × 131 mm. Please download the assembly diagram for exact numbers.
Mating height with standard connectors: 5 mm.
PCB thickness: 1.6 mm.
Currently Offered Variants
Hardware Revision History
removed LS connector J11,
added EEPROM U16
Hardware revision number can be found on the PCB board together with the module model number separated by the dash.
Document Change History
Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy
The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.
Limitation of Liability
In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.
No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.
The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.
To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.
REACH, RoHS and WEEE
Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).
Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.
Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).
Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.
Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.