Versions Compared

Old Version 42

changes.mady.by.user Pedram Babakhani

Saved on

compared with

New Version 43

changes.mady.by.user Martin Rohrmüller

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.
Comment: Correcte and updated to REV02

...

Overview

The Trenz Electronic TEM0707 is an industrial-grade module TEB0707 is a carrier for 4 x 5 Trenz Electronic modules. It provides three high speed and one low speed CRUVI extension connectors. For more information, please refer to the CRUVI B2B Connectors. The TEB0707 is integrated with an Intel MAX10 FPGA as system controller and it is equipped with a Micro USB2.0 Socket with FTDI to JTAG/UART solution, RJ45 LAN Socket, Micro USB A Socket, Micro SD Card Socket, Low and High Speed Board to Board Connectors, User LEDs, FTDI,   Push Buttons and DIP Switch Switches for controlling the SoM. Furtheremore, the TEB0707 provides CRUVI Extension connectors. For more information, Please refer to the CRUVI B2B Connectors.

Refer to http://trenz.org/teb0707-info for the current online version of this manual and other available documentation.

...

  • Modules
    • 4x5 Trenz Electronic modules
  • RAM/Storage
    • EEPROM (FTDI Configuration)
  • On Board
    • Intel Max 10 FPGA
    • FTDI FT2223
    • 8x Green 6x User LEDs (3x green, 3x red)
    • 2x Status LED
    • DIP Switch
    • Push Buttons
  • Interface
    • Gigabit RJ45 LAN socket
    • SD Card socket
    • Micro USB2.0 Socket
    • USB A Socket
    • 3x High Speed CRUVI B2B Connectors
    • 1x Low Speed CRUVI B2B Connector
    • 4x Jumpers
  • Power
    • 5V Input Power Supply 
  • Dimension
    • 135 x 68 mm
  • Notes

...

Scroll Title
anchorFigure_OV_BD
titleTEB0707 block diagram


Scroll Ignore

draw.io Diagram
borderfalse
diagramNameTEB0707_OV_BD
simpleViewerfalse
width639
linksauto
tbstylehidden
diagramDisplayName
lboxtrue
diagramWidth641
revision2123



Scroll Only

|


Main Components

Page properties
hiddentrue
idComments

Notes :

  • Picture of the PCB (top and bottom side) with labels of important components
  • Add List below


Note

For more information regarding how to add board photoes, Please refer to "Diagram Drawing Guidline" .

draw.io Diagram
borderfalse
diagramNameTEB0707_OV_BD
simpleViewerfalse
width639
linksauto
tbstylehidden
diagramDisplayName
lboxtrue
diagramWidth641
revision2123



Scroll Title
anchorFigure_OV_MC
titleTEB0707 main components


Scroll Ignore
draw.io Diagram
borderfalse
diagramNameTEB0707_OV_MC
simpleViewerfalse
width639
linksauto
tbstylehidden
diagramDisplayName
lboxtrue
diagramWidth641
revision46


Scroll Only


  1. Barrel Jack Power Supply, J1
  2. Voltage Regulator, U1
  3. Micro SD Card Socket, J8
  4. Micro USB2.0 Socket, J15
  5. FT2232H FTDI, U8
  6. USB A Socket, J9
  7. RJ45 LAN Socket, J2
  8. SDIO Port Expander, U4
  9. Jumpers, J4...7
  10. Push Button (Reset), S2
  11. DIP Switch, S1
  12. B2B Connector, JB3
  13. B2B Connector, JB2
  14. B2B Connector, JB1
  15. Intel MAX 10 FPGA, U6
  16. High speed Speed CRUVI Connector, J10
  17. High speed Speed CRUVI Connector, J11
  18. High speed Speed CRUVI Connector, J12
  19. Low Speed CRUVI Connector, J13
  20. User Push Button, S3
  21. JumperPin header, J3

Initial Delivery State

...

Interfaces and Number of I/O signals connected to the B2B connectors for Trenz 4x5 modules:

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Pin Header, J3
B2B ConnectorInterfaceI/O Signal CountConnected toNotes
JB1


Ethernet LAN8x Single ended, 4x Diff pairsRJ45 Socket, J2
SD  Card6 x Single EndedIO Expander, U4
I/Os20x Single EndedMAX10 FPGA BAnk Bank 6, U6
CRUVI

20x 12x Diff pairs/24x Single ended, 10x Diff pairs

4x Single Ended

High Speed CRUVI, J12CRUVI C
SoM Control Signals5x Single EndedMAX10 FPGA, U6
I/Os8x Single endedMAX10 FPGA Bank 8, U6VBAT1x Single Ended
JB2

CRUVI

8x 12x Diff pairs/24x Single ended, 4x Diff pairs

4x Single Ended

High Speed CRUVI, J10CRUVI A
CRUVI6x Diff pairs/12x Single ended, 6x Diff pairsHigh Speed CRUVI, J11CRUVI B
JTAG4x Single EndedFPGA Bank 5, U6
JB3CRUVI

6x Diff pairs/12x Single ended, 6x Diff pairs

4x Single Ended

High Speed CRUVI, J11CRUVI B
USB 

1x Diff pair,

2x

4x

Single Ended

USB A, J9


CRUVI B2B Connectors

...

Scroll Title
anchorTable_SIP_CRUVIB2B
titleCRUVI B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FPGA Bank 8 U6B2B JB1FPGA Bank 3 U6B2B JB3FPGA Bank 2 U6B2B JB2
SpeedDesignatorsSchematicConnected toNotes
High



CRUVI C, J12A0...A5 (N/P)B2B, JB1
B0...B5 (N/P)B2B, JB1
MODE, REFCLK, SMB_ALERT, SMB_SDA, SMB_SCLFPGA Bank 8, U6DI, SEL, DO, DI, SCK,SELMAX10 FPGA Bank 8, U63.3V User IOs (Max10 Firmware dependent)
HSIO, HI, HO, RESET B2B, JB1
High


CRUVI B, J11A0...A5 (N/P)B2B, JB1
B0...B5 (N/P)B2B, JB1
MODE, REFCLK, SMB_ALERT, SMB_SDA, SMB_SCLFPGA Bank 2, U6DI, SEL, DO, DI, SCK,SELMAX10 FPGA Bank 2/3, U63.3V User IOs (Max10 Firmware dependent)
HSIO, HIHSI, HOHSO, RESET B2B, JB3
High



CRUVI A, J13



A0...A5 (N/P)B2B, JB2
B0...B5 (N/P)B2B, JB2

MODE, REFCLK

,

SMB_ALERT, SMB_SDA, SMB_SCL

FPGA Bank 3, U6DI

, SEL, DO, DI, SCK

,SEL

MAX10 FPGA Bank 2/3, U63.3V User IOs (Max10 Firmware dependent)
HSIO, HIHSI, HOHSO, RESET B2B, JB2
LowCRUVIX0...X7MAX10 FPGA Bank 1A, U6



JTAG Interface

JTAG

...

signals form FTDI U8  are routed to MAX10 CPLD. Via dip setting JTAG of MAX10 or JTAG of the connected Trenz 4x5 module can be selected. Forwarding signals to SoM is MAX10 Firmware dependent.

scroll

...

scroll-title
anchorTable_SIP_MJTG
titleJTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

JTAG Signal

B2B Connector

M_TMSJB2-94
M_TDIJB2-96
M_TDOJB2-100
M_TCK

JB2-98

VCCJTAGJB2-92

...

MAX10 Pin Bank 1B, U6

Connected to

TMSG1FTDI (U8) - ADBUS3
TDIF5FTDI (U8) - ADBUS1
TDOF6FTDI (U8) - ADBUS2
TCKG2

FTDI (U8) - ADBUS0

JTAGENE5Dip S1-4


JTAG access to the Trenz 4x5 module is through B2B connector JB2.

Scroll Title
anchorTable_SIP_MJTG
titleJTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

JTAG Signal

Connected to

MAX10 Pin Bank5, U6

B2B Connector

M_TMS
FTDI (U8) - ADBUS3
L12JB2-94
M_TDI
FTDI (U8) - ADBUS1
L13JB2-96
M_TDO
FTDI (U8) - ADBUS2
M_TCK

FTDI (U8) - ADBUS0

...

J10JB2-100
M_TCKH8

JB2-98

VCCJTAGJ11, J12JB2-92


SD Card socket

The TEB0707 is equipped with an Micro SD Card readerslot, J8. Data for USBs are expanded through For levelshifting an IO Expander (U4) is used.

Scroll Title
anchorTable_SIP_SD Card
titleUSB2.0 Socket information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Pin SchematicConnected toNotes
DAT0...3ESD_DAT0...3B2B, JB1Through IO Expander, U4
CMDESD_CMDB2B, JB1Through IO Expander, U4
VDD3.3V_SDB2B, JB1Through IO Expander, U4
CLKESD_CLKB2B, JB1Through IO Expander, U4
DLTSD_CDFPGA Bank 3, U6Card detect.


Micro USB2.0 Socket

There is a micro USB2.0 Socket, J15 provided in order to communicate with the FTDI, U8. Data signals from USB2.0 are passed through a Line Filter L4 and a Diode U9 in order to be protected against inverse polarity connection.

Scroll Title
anchorTable_SIP_USB2
titleMicro USB2.0 Socket information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

VBUS
Pin SchematicConnected toNotesVbus
B2B, JB3D+O2-D_PB2B, JB3Through Line Filter, L4
D-O2-D_NB2B, JB3Through Line Filter, L4

...

VbusVBUSB2B, JB3


 USB A Socket

The SoM USB 2.0 signals are routed to a USB A socket (host).

Scroll Title
anchorTable_SIP_USBA
titleUSB A Socket information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

USB_VBUS
Pin SchematicConnected toNotesVCC
B2B, JB3Data+O2-D_PB2B, JB3Through Line Filter, L1
Data-O2-D_NB2B, JB3Through Line Filter, L1
VCCUSB_VBUSB2B, JB3


RJ45 LAN Socket

There is a RJ45 Ethernet LAN SocketMagJack, J2 connected to B2B, JB1 via 4x channels data receive and transmit.

Scroll Title
anchorTable_SIP_ETH
titleRJ45 LAN Socket information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Pin SchematicConnected toNotes
2PHY_MDI0_PB2B, JB1
3PHY_MDI0_NB2B, JB1
4PHY_MDI1_PB2B, JB1
5PHY_MDI1_NB2B, JB1
6PHY_MDI2_PB2B, JB1
7PHY_MDI2_NB2B, JB1
8PHY_MDI3_PB2B, JB1
9PHY_MDI3_NB2B, JB1
VCCETH-VCCB2B, JB1
Green LEDETH1_LED0Intel MAX 10, U6Link/Activity indicatorMAX10 Firmware dependent
Yellow LEDETH1_LED1Intel MAX 10, U6Speed indicatorMAX10 Firmware dependent


Jumpers

There are three Jumpers provided to choose the CRUVI Extension power voltage.

...

Scroll Title
anchorTable_OBP
titleOn board peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/InterfaceDesignatorNotes
Intel MAX 10U6
FTDIU8
EEPROMU10FTDI, programmed with Xilinx licence
OscillatorU7
LEDsD1...8
DIP SwitchS1
Push ButtonsS2, S3


...

The TEB0707 is quipped with an Intel Max10 as CPLD with the ability of Levelshifting of used for levelshifting of 3.3V signals on CRUVI connectors, JTAG/UART forward to modules, Module control pis, power sequencing and IO voltage selection along with providing User Push buttons, LEDs and switches. For complete information, please see the TEB0707 MAX10 CPLD.

...

Scroll Title
anchorTable_OBP_FT2232H
titleFTDI chip interfaces and pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PinSchematicConnected toNotes
ADBUS0TCKFPGA Bank 1B, U6JTAG interface
ADBUS1TDIFPGA Bank 1B, U6
ADBUS2TDOFPGA Bank 1B, U6
ADBUS3TMS

FPGA Bank 1B, U6

BDBUS0F_UART_TXFPGA Bank 1B, U6UART Transmitter output
BDBUS1F_UART_RXFPGA Bank 1B, U6UART Receiver Input
OSCIOSCIOscillator, U7Clock 12 MHz
EECSEECSEEPROM, U10EEPROM Contains FTDI configuration
EECLKEECLKEEPROM, U10
EEDATAEEDATAEEPROM, U10
DM/DPFD_N/ FD_PMicro USB, J15USB to UART
nRESET3.3V3.3V

...

.3V


LEDs

The functions of the LEDs are MAX10 Firmware dependent. See TEB0707 MAX10 CPLD LEDs.

Scroll Title
anchorTable_OBP_LED
titleOn-board LEDs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorColorSchematicConnected toActive LevelNote
D2D1GreengreenLED3FPGA Bank 38Active High
D3D2GreengreenLED5FPGA Bank 38Active High
D4D3GreengreenLED7FPGA Bank 38Active High
D5D4GreenredLED4FPGA Bank 83Active High
D6D5GreenredLED6FPGA Bank 2Active High
D7D6GreenredLED8FPGA Bank 8Active High
D8D7GreenredLED2FPGA Bank 83Active High
D9D8GreengreenLED1FPGA Bank 83Active High


EEPROM

The EEPROM IC, U8 contains the FTDI configuration and is prprogrammed with Xilinx JTAG licence.

Scroll Title
anchorTable_OBP_EEP
titleI2C EEPROM interface MIOs and pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PinSchematicConnected toNotes
CSEECSFTDI, U8
CLKEECLKFTDI, U8
DINEEDATAFTDI, U8


...

There is a DIP Switch provided for direct user controlling  and setting of boot mode, programming mode, enable and JTAG selectionuser controlling of settings. Dip1..3 are connected to MAX10 CPLD and therefore function is Firmware dependent, see TEB0707 MAX10 Dips.

Scroll Title
anchorTable_OBP_DIP
titleDIP Switch connections

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PinSchematicFunction (in standard Firmware)Notes
DIP1DIP1Forwarded to IO so SoM

MAX10 firmware dependent.

DIP2DIP2IO Voltage selection1.8V ('high', open, OFF), 2.5V ('low', closed, ON)
DIP3DIP3 (PROGMODE)Programming mode (JTAG selection on Trenz 4x5 module)Select between PROGMODEProgramming modeselect between CPLD (low, closed, on) on SoM or FPGA/SoC (high, open, off )
DIP2MODEBoot Modeselect SD boot mode when card installed ('low'), else QSPI ('high')
DIP3EN1Power Enable module power always enabled
OFF ) or CPLD (low, closed, ON), MAX10 firmware dependent.
DIP4JTAGENDIP4TAGENJTAG SelectionJTAG mode between CPLD (high, closed, ON) or SoM (low, open, OFF)


Push Buttons

Buttons are connected MAX10 CPLD and therefore function is Firmware dependent, see TEB0707 MAX10 CPLD Buttons

Scroll Title
anchorTable_OBP_BTN
titlePush Buttons informations

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorSchematicFunction (in standard Firmware)Notes
S2RESETSoM ResetHardware debounced.
S3BUTTON1User ButtonButtondebounced in Max10 FPGA


Clock Sources

MEMS U7 Oscillator is nedded for FTDI. It is  additionally connectd to MAX 10 FPGA Bank 2 Pin H4 and can be used in custom Firmware.

Scroll Title
anchorTable_OBP_CLK
titleOsillators

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorDescriptionFrequencyNote
U7MEMS OschilatorOscillator12 MHz


Power and Power-On Sequence

...

Power supply with minimum current capability of xx 3 A for system startup is recommended.

...

Scroll Title
anchorFigure_PWR_PD
titlePower Distribution


draw.io Diagram
borderfalse
diagramNameTEB0707_PWR_DP
simpleViewerfalse
width639
linksauto
tbstylehidden
diagramDisplayName
lboxtrue
diagramWidth641
revision45


Scroll Only


Power-On Sequence

Scroll Title
anchorFigure_PWR_PS
titlePower Sequency


Scroll Ignore
draw.io Diagram
borderfalse
diagramNameTEB0707_PWR_PS
simpleViewerfalse
width639
linksauto
tbstylehidden
diagramDisplayName
lboxtrue
diagramWidth641
revision34


Scroll Only


Power Rails

13
Scroll Title
anchorTable_PWR_PR
titleModule power rails.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue


Power Rail Name

B2B Connector

JB1 Pin

B2B Connector

JB2 Pin

B2B Connector

JB3 Pin

DirectionNotes
ETH-VCC
VCCIO_CA-8, 10-Output
VCCIO_CB-2, 4, 6-
Input
Output
VCCIO_CC10, 12--Output
M1.8VOUT40--Input

3.3V 

14, 16--OutputVCCIO_CA
14, 16-
8, 10
-Output

M1.8VOUT40-
VCCIO_CB-2, 4, 6
-
Output
Input
M3.3VOUT-9, 11-Input
ETH-VCC13--Input


Bank Voltages

Below MAX10 CPLD Bankvoltages are summarized.

Scroll Title
anchorTable_PWR_BV
titleZynq SoC bank voltages.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

3.3V3.3V/1.8V

Bank          

Schematic Name

Voltage

Notes
Bank 1A3.3V3.3V
Bank 1B

3.3V

3.3V
Bank 23.3V3.3V
Bank 33.3V3.3V
Bank 5VCCJTAGComes
from moduleSoM
Bank 6VCCIO_CC

Variable

Bank 83.3V3.3V




Board to Board Connectors

...

Scroll Title
anchorFigure_TS_PD
titlePhysical Dimension


Scroll Ignore
draw.io Diagram
borderfalse
diagramNameTEB0707_TS_PD
simpleViewerfalse
width639
linksauto
tbstylehidden
diagramDisplayName
lboxtrue
diagramWidth641591
revision67


Scroll Only
scroll-pdftrue
scroll-officetrue
scroll-chmtrue
scroll-docbooktrue
scroll-eclipsehelptrue
scroll-epubtrue
scroll-htmltrue


...

Scroll Title
anchorTable_RH_HRH
titleHardware Revision History

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DateRevisionChangesDocumentation Link
2020-11-20REV02first production releaseREV02
2020-04-01REV01Initial ReleasePrototypesREV01-


Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

Scroll Title
anchorFigure_RV_HRN
titleBoard hardware revision number.


Scroll Ignore
draw.io Diagram
borderfalse
diagramNameTEB0707_RV_HRN
simpleViewerfalse
width200
linksauto
tbstylehidden
diagramDisplayName
lboxtrue
diagramWidth142121
revision56


Scroll Only


Document Change History

...