Page History

...

<!-- tables have all same width (web max 1200px and pdfPDF full page(640px), flexible width or fix width on menu for single column can be used as before) -->
<style>
.wrapped{
  width: 100% !important;
  max-width: 1200px !important;
 }
</style>

...

...

...

Trenz Electronic TE0728 is an automotive-grade FPGA module integrating a Xilinx Automotive an Automotive Xilinx  Zynq-7020 7 FPGA, two 100 Mbit Ethernet transceivers (PHY) , 512 MByte DDR3L SDRAM, 16 MByte DDR3 SDRAM, QSPI Flash memory for configuration and operation, and powerful switching-mode power supplies for all on-board voltages. Numerous configurable I/Os are provided via rugged high-speed strips. 

...

• Xilinx
XA7Z020
• XC7Z020-1CLG484Q (Automotive)
• Rugged for shock and high vibration
• Dimensions: 6 x 6 cm
Temperature range: Automotive
• [XA7Z014S is available on other assembly options]
  • Package: CL/CLG484
  • Speed Grade: -1
  • Temperature Grade: Expanded (-40 to +128 °C)
• • 
    
• Dual-Core ARM Cortex-A9 MPCore
  
• 2 x 100 MBit Ethernet transceiver (PHY)
• 512 MByte DDR3L SDRAM, 16-bit-wide 
• DDR3 SDRAM, up to 512MB, up to 1066 Mb/s, connected to PS  [different size is available on other assembly options]
16 MByte
• QSPI Flash memory (with XiP support)
• [different size is available on other assembly options]
• Programmable SIT8918A , PS clock generator
• 2 Kbit serial EEPROM
• Three user LEDs
• CAN transceiver (PHY)
• Temperature compensated RTC (real-time clock)
• 2 x 100 MBit Ethernet transceiver (PHY)
• Board to Board (B2B)
  • Plug-on module with 3 x 80-pin Samtec Micro Tiger Eye(TM) high-speed connectors
• I/O Interface
  • 42x MIO
  • 200x HR
  • 128x PS IO
  • 0x GTP Transceiver
  • 0x GTX Transceiver

• Power Supply
  • 12 V power supply with watchdog
• Plug-on module with 3 x 80-pin Samtec Micro Tiger Eye(TM) high-speed connectors
• 76 single ended I/O, 24 LVDS pairs (48 I/O) and 42 MIO available on board-to-board connectors
• CAN transceiver (PHY)
• 12 V power supply with watchdog
• On-board high-efficiency DC-DC converters
• System management and power sequencing
• Others:
  • Dimensions: 6 x 6 cm
  • Rugged for shock and high vibration
  • On-board high-efficiency DC-DC converters
  • System management and power sequencing
• • eFUSE bit-stream encryption
  • AES bit-stream encryption
• Temperature compensated RTC (real-time clock)
• Three user LEDs
• • Evenly-spread supply pins for good signal integrity

Depending on the customer design, additional cooling might be required.

Block Diagram

Block Diagram

Main Components

...

1. 512 MByte DDR3 SDRAM, U1
2. Xilinx Automotive XA7Z020-1CLG484Q ,U2
3. 100 MBit Ethernet transceiver, U3
4. 3.5V to 60V step-down converter, U4
5. Standard Clock Oscillators @ 25MHz, U5
6. 1.5 A Low Dropout Linear Regulator, U6
7. Real Time Clock, Micro Crystal @32.768 MHz, U7
8. 3.5V to 60V step-down converter, U8
9. 3.5V to 60V step-down converter, U9
10. 100 MBit Ethernet transceiver, U10
11. 100 MBit Ethernet transceiver, U10
12. User LED Green, D4
13. Real Time Clock, U7
14. Standard Clock Oscillators, U5
15. 64 Kbit I2C EEPROM, U11
16. Low-Quiescent-Current Proggrammable Delay Supervisory Circuit, U12
17. CAN Tranceiver, U16
18. QSPI NOR 16 MByte QSPI Nor Flash memory, U13
19. Standard Clock Oscillators @ 50MHzOscillators, U14
20. Low-Quiescent-Current Priggrammable Programmable Delay Supervisory Circuit, U15
21. CAN Tranceiver, U16
22. Low-Quiescent-Current Programmable Delay Supervisory Circuit, U12
23. B2B connector B2B connector  Samtec Micro Tiger Eye Connector  SEM-140-02-03 , JM2
24. B2B connector  Samtec Micro Tiger Eye Connector  SEM-140-02-03connector , JM3
25. B2B connector  Samtec Micro Tiger Eye Connector  SEM-140-02-03, JM1
    User LED Greenconnector , JM1

FPGA (U2), DDR3 SDRAM (U1) and QSPI (U13) can be  varied on other assembly option, for more information contact us. 

Initial Delivery State

...

Configuration Signals

...

Zynq-7020SoC  includes a reset that is driven by the reset system. Hardware resets are driven by the power-on reset signal (PS_POR_B) and the system reset signal (PS_SRST_B).