Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll pdf ignore

Table of Contents

Table of Contents

Overview

The Cyclone10 Cyclone 10 LP Reference Kit is the world's first development board with a 55kLE 55 kLE (Logic Elements) Intel Cyclone 10 LP and a variety of interfaces for numerous applications. The board is comprehensively tested and ready for use with end products and can also be ordered in customer-specific variants according to your requirements.

...

Page properties
hiddentrue
idComments

Note:
 'Key Features' description: Important components and connector or other Features of the module
→ please sort and indicate assembly options

  • Intel® Intel Cyclone 10 LP  LP [10CL055YU484C8G],
    • Package: UBGA-484
    • Speed Grade: 8 (Slowest)
    • Temperature: 0°C ~ 85°C 0 °C to 85° C
    • Package compatible device 10CL016, 10CL040, 10CL055, 10CL080 as assembly variant on request is possible
  • 16 MBit flash memory (2 MByte) Flash Memory (optional up to 32 MBit possibleMBit (4 MByte))
  • Integrated USB2.0 USB-JTAG Programmer
  • Pin Header connectorsConnectors
  • 256 64 MBit (8 MByte) SDRAM (optional up to 512 MBit possible(64 MByte)) SDRAM
  • 128 64 MBit (optional up to 512 MBit possible8 MByte) User Quad-SPI Flash memoryMemory (optional up to 128 MBit (16 MByte))
  • 64 MBit (8 MByte) HyperRAM (Pseudo SRAM) (optional up to 128 MBit possible(16 MByte))
  • FTDI - System Controller (CPLD)
  • 2x MAC address 2x MAC Address EEPROM
  • 2x Fast Ethernet PHY (10/100 Mbps)
  • 8-channelChannel, 12-bitBit, configurable ADC/DAC with on-chip reference
  • D-Sub connectorConnector
  • 2x RJ45 connectorConnector
  • LEDs:
    • Status LEDs, Power LED
    • 13x User LEDs
    • 7-segment displaySegment Display
  • Push bottunsButtons:
    • 2x Reset Push buttonsButtons
    • 5x User Push buttonsButtons
  • I/O: 70 GPIO: 321
  • LVDS: 132
  • 5 V Power Supply
  • 5 V

  • Dimension: 95 mm x 110 mmMinimum 1A
  • Others:
    • Reverse polarity of supply voltage protectionUnder/Over voltage protectionSupply Protection
    • Undervoltage/Overvoltage Protection

Block Diagram

Page properties
hiddentrue
idComments

add drawIO object here.

Note

For more information regarding how to draw a diagram, Please refer to "Diagram Drawing Guidline" .


...

Scroll Title
anchorFigure_OV_BD
titleTEI0009 block diagramBlock Diagram


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision717
diagramNameTEI0009_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641640


Scroll Only


Main Components

...

Scroll Title
anchorFigure_OV_BD
titleTEI0009 main componentsMain Components


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision47
diagramNameTEI0009_OV_MC
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth640


Scroll Only


  1. Barrel Power Jack, J12
  2. RJ45 socketSocket, J8...9
  3. D-Sub Connector, J11
  4. Push buttonButton (Reset), S7
  5. Grove connectorConnector, J5
  6. Under/Over Voltage ProtecterUndervoltage/Overvoltage Protector, U9
  7. 7-segment Segment LED, D11
  8. 1x6 pin headerPin Header, J4
  9. 1x8 pin headerPin Header, J2...3
  10. 8x User LEDs (Red LEDs), D2...9
  11. 8x 5x User LEDs (Red LEDs), D13...17
  12. 5x User Push buttonsButtons, S1 - S3...6
  13. Red LED (CONF_DONE), D10
  14. PSRAM memoryMemory, U3
  15. SDRAM memoryMemory, U10
  16. Voltage Regulator, U5U4 - U7
  17. AD/DA ConvertorConverter, U2
  18. Pmod 2x6 SMD host socket6x Pmod Host Socket, P1...6
  19. Intel ® Cyclone 10 LP, U1
  20. Serial Configuration memoryMemory, U5
  21. 1x10 pin headerPin Header, J1
  22. EEEPROMEEPROM, U15 - U18 - U20
  23. FTDI USB2 USB 2 to JTAG/UART adapterConverter, U14
  24. Micro USB 2.0 (receptacle) , J10
  25. Push button Button (RST_GPIO), S2
  26. Oscillator, U22
  27. Ethernet PHY, U17 - U19
  28. QSPI Flash memoryMemory, U12

Initial Delivery State

Page properties
hiddentrue
idComments

Notes :

Only components like EEPROM, QSPI flash and DDR3 can be initialized by default at manufacture.

If there is no components which might have initial data ( possible on carrier) you must keep the table empty

...

Scroll Title
anchorTable_OV_IDS
titleInitial delivery state of programmable devices Delivery State of Programmable Devices on the moduleModule

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Storage device name

Content

Notes

QSPI Flash (U12)

Not programmed


EEPROM (U15)Programmed

FTDI configurationConfiguration

EEPROM (U18, U20)SDRAMNot programmedPSRAMExcept Ethernet MAC
SDRAM (U10)Not programmedFTDI System Controller CPLD


PSRAM (U3)Not programmed
Serial Configuration Memory (U5)Demo DesignProgrammed


Configuration Signals

Page properties
hiddentrue
idComments
  • Overview of Boot Mode, Reset, Enables.

...

Scroll Title
anchorTable_OV_BP
titleBoot process.Process

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MODE Signal State

MSEL0MSEL1MSEL2MSEL3Connected to Boot Mode

MSEL[0:3]

0100Bank 6

AS (Active Serial)

RESET pin can be set through the push button S1.



Scroll Title
anchorTable_OV_RST
titleReset process.Process

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

Connected to Note

RESET

S7 (Push button)S7, Push ButtonConnected to nCONFIGRST_GPIOS2 (Push button)EXT_RST

J3 (1x8 pin header)

Bank 2

.


Signals, Interfaces and Pins

...

FPGA bank number and number of I/O signals connected to the B2B connectorconnectors:

Scroll Title
anchorTable_SIP_B2B
titleGeneral I/O to Pin header Header and Pmod SMD connectors informationConnectors Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FPGA BankConnector I/O Signal CountVoltage LevelNotes
Bank 1J1 (Pin header)8 Single ended3.3 V
J2 (Pin header)8 Single ended3.3 V
J4 (Pin header)6 Single ended3.3 V
Bank 2

J3 (Pin header)

1 Single ended3.3 V
P1 (PMod SMD host socketPmod Host Socket)8 Single ended3.3 V
P2 (PMod SMD host socketPmod Host Socket)8 Single ended3.3 V
J11 (VGA host Host Socket)14 Single ended3.3 V
Bank 6J5 (Grove connectorConnector)2 Single ended3.3 V
Bank 7P5 (PMod SMD host socketPmod Host Socket)8 Single ended3.3 V
P6 (PMod SMD host socketPmod Host Socket)8 Single ended3.3 V
Bank 8P3 (PMod SMD host socketPmod Host Socket)8 Single ended3.3 V
P4 (PMod SMD host socketPmod Host Socket)8 Single ended3.3 V

...



Pmod Host Socket

TEI0009 has 6 PMod 2x6 SMD Host Socket 90° 6 Pmod 2x6 host sockets which are connected to Cyclon 10 LP (U1).

Scroll Title
anchorTable_SIP_SMD
titlePMod SMD host socket informationPmod SMD Host Socket Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorSignalsConnected to Notes
P1P1_IO1...8Bank 2
P2P2_IO1...8Bank 2
P3P3_IO1...8Bank 8
P4P4_IO1...8Bank 8
P5P5_IO1...8Bank 7
P6P6_IO1...8Bank 7

UART Interface

UART access to TEI0009 is available on 1x8 pin header J2. 

...

anchorTable_SIP_UART
titleUART interface information


Pin Header

TEI0009 has 5 pin headers. The pin headers J1...4 are usable for Arduino modules, too.

...

Scroll Table Layout
orientationportrait

sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Schematic
Scroll Title
anchorTable_SIP_J1
titlePin Header J1


Pin Header J1SignalsConnected to 
Voltage Level
Notes
TXDJ2
J1 - 1...6D8...13Bank 1
3.3 VRXD

J1 - 7GND

J1 - 8AREFADC/DAC
J1 - 9D14_SDA
J2
Bank 1
3.3 V

Micro USB2.0 Connector

...


J1 - 10D14_SCLBank 1



Scroll Title
anchorTable_SIP_USBJ2
titleMicro USB2.0 B Receptacle 90 ° informationPin Header J2

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Pin Header J2Signals
Schematic
Connected to 
Voltage LevelNotesUSB_VBUSGNDD-U14 (FTDI FT2232)3.3 VD+U14 (FTDI FT2232)3.3 V

RJ45 Connectors

TEI0009 is equipped with two RJ45 connectors and two Ethernet PHYs. RJ45 connectors J8 and J9 are connected to Ethernet PHYs U17 and U19 respectively. .

Notes
J2 - 1D0_RXDBank 1
J2 - 2D1_TXDBank 1
J2 - 3...8D2...4Bank 1



Scroll Title
anchorTable_SIP_RJ45J3
titleRJ45 connectors informationPin Header J3

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Pin Header J3
SchematicETH1 Pin
SignalsConnected to 
ETH2 Pin
Notes
TD+ETH_TX_PU17- TXPU19- TXPCTETH_CTREF_TCT--Connected to GNDTD-ETH_TX_NU17- TXMU19- TXMRD+ETH_RX_PU17- RXPU19- RXPCTETH_CTREF_RCT--Connected to GNDRD-ETH_RX_NU17- RXMU19- RXMLED GreenETH_LED0U17- NWAYENU19- NWAYENLED YellowETH_LED1U17- SPEEDU19- SPEED

D-Sub Connectors

TEI0009 is equipped with a D-Sub connector (Receptacle) which provides interface to Cyclone 10 LP through Bank 2.

J2 - 1NC-
J3 - 23.3V3.3 V
J3 - 3EXT_RSTBank 2Pulled-up to 3.3 V
J3 - 43.3V3.3 V
J3 - 55V5 V
J3 - 6...7GNDGND
J2 - 8NC-



Scroll Title
anchorTable_SIP_J4
titlePin Header J4

scroll-

Scroll Title
anchorTable_SIP_VGA
titleVGA host socket information

scroll-tablelayout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Schematic
Pin Header J4
Corresponding
SignalsConnected
toVGA_R0
to Notes
VGA_RED
J4 - 1...
3Bank 2Red channelVGA_GREENVGA_G0...3Bank 2Green channelVGA_BLUEVGA_B0...3Bank 2Blue channelVGA_RGB_HSYNCVGA_HSBank 2Horizontal syncVGA_RGB_VSYNCVGA_VSBank 2Vertical sync