Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

  • FPGA: Xilinx Artix 7 (XC7A100T)
    • Package:  FGG484 (Compatible with 
    • Speed: -1 (Slowest)
    • Temperature: Industrial Grade (–40°C to +100°C) 
  • RAM/Storage:
    • 1x NOR SPI FLASH (128M x 4)
    • 1x EEPROM (16K x 8)
  • On Board:
    • 4x Deserializer IC (3.12 Gbps)
    • 4x I2C and SMBus I/O Expander
    • 1x Programable Clock Generator
    • 1x Clock Generator
  • Interface:
    • 2x VITA 57 SEAM/SEAF Series 
    • 4x Coaxial Connectors
  • Power:
    • 4x Voltage Regulators 
    • 3.3 Supply Voltage
  • Dimension:
    • 72 mm x 65 mm

Block Diagram

Page properties
hiddentrue
idComments

add drawIO object here.

Note

For more information regarding how to draw a diagram, Please refer to "Diagram Drawing Guidline" .


...

Scroll Title
anchorFigure_OV_BD
titleTEF0003 block diagram


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision1012
diagramNameTEF0003_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only

Image Modified


Main Components

...

Scroll Title
anchorFigure_OV_MC
titleTEF0003 main components


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision7
diagramNameTEF0003_OV_MC
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only

Image Modified


  1. Coaxial Connectors, J2-5
  2. SPI Flash, U9
  3. Xilinx Artix 7 FPGA, U1
  4. Lattice MachXO FPGA, U15
  5. FMC Adapter, J1
  6. EEPROM, U4
  7. I2C Switches, U2, U17-20
  8. Jumper, J7
  9. Serializer, U5-8
  10. Connector Header, J8
  11. Oscillator 25MHz, U11
  12. Programmable Clock Generator, U10
  13. FMC Adapter, J6

...

Scroll Title
anchorTable_OV_RST
titleReset Process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

DescriptionNote

PRSNT_TOP

Lattice MachXO Configuration Pin


PROG_BArtix 7 Configuration PinConnected Pulled up to 1.8


Signals, Interfaces and Pins

...

Scroll Title
anchorTable_SIP_FMC
titleGeneral PL I/O to FMC Connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FPGAFPGA BankConnector DesignatorI/O Signal CountVoltage LevelNotes
Artix 7, U116J1B68 Single Ended, 34 Differential1.8V
35J6B68 Single Ended, 34 Differential1.8V
Lattice MachXO, U0J1F4 Single Ended 3.3VCPLD
0J6F4 Single Ended 3.3VCPLD


Coaxial Connectors

Scroll Title
anchorTable_SIP_Coaxial
titleCoaxial Connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorSchematicConnected toNotes
J2GA_OUTSerializer, U5
J3GB_OUTSerializer, U6
J4GC_OUTSerializer, U7
J5GD_OUTSerializer, U8



JTAG Interface

The Lattice MachXO (U15) is available to meet the requirement of a CPLD, JTAG access to the MachXO is available through FMC Adapter J6. JTAG access to the Artix 7(U1) is available via MachXO, Bank 2.

Scroll Title
anchorTable_SIP_CPLDJTG
titleCPLD JTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

JTAG Signal

B2B Connector

Notes
FMC_TMSJ6F-TCK
FMC_TDI_TOPJ6F-J1-TDI
FMC_TDO_TOPJ6F-TDO
FMC_TCK

J6F-TCK


JTAGENPulled down



Scroll Title
anchorTable_SIP_JTG
titleJTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

JTAG Signal

Connected to

Note
TMS

Lattice MachXO, U15

BankArtix 7 FPGA, U1

Bank 2

Bank 0

TDI

Lattice MachXO, U15

Artix 7 FPGA, U1

Bank 2

Bank 0

TDO

Lattice MachXO, U15

Artix 7 FPGA, U1

Bank 2

Bank 0

TCK

Lattice MachXO, U15

Artix 7 FPGA, U1

Bank 2

Bank 0

INIT

Artix 7 FPGA, U1

Connected Pulled up to 1.8


On-board Peripherals

...

Scroll Title
anchorTable_OBP
titleOn board peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/InterfaceDesignatorNotes
SPI FlashU9
EEPROMU4
OscillatorsU11
,

Programmable Clock GeneratorU10


Quad SPI Flash Memory

Page properties
hiddentrue
idComments

Notes :

Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options.

...

Scroll Title
anchorTable_OBP_EEP
titleI2C EEPROM interface MIOs and pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

U4 PinFMC Pcam AdapterSchematic
U4 Pin
Notes
Notes
SCLJ1F-SCLFMC_SCL
SCL

SDAJ1F-SDAFMC_
SDA
SDAJ1F-GA0GA0A0
SDA
A0J1F-GA0GA0
A1J1F-GA1GA1
A2--Pulled Low
WP--Pulled Low
J1F-GA1GA1A1



Scroll Title
anchorTable_OBP_I2C_EEPROM
titleI2C address for EEPROM

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

I2C AddressDesignatorNotes
0x50
0xA0U4Write operations are enabled 


Clock Sources

Scroll Title
anchorTable_OBP_CLK
titleOsillators

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorDescriptionFrequencyNote
U4U11Oscillator25 MHz.00  MHz
U10Programmable Clock GeneratorVariable


...

Scroll Title
anchorTable_OBP_PCLK
titleProgrammable Clock Generator Inputs and Outputs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Si5345A Pin
Signal Name / Description
Connected ToDirectionNote

IN0

Reference input clock.

U11Input25.00 MHz oscillator, SiT8008BI
IN1FMCT_GBTCLK0J6EInputFMC Pcam Adapter
IN2FMCT_GBTCLK1J6EInputFMC Pcam Adapter
IN3FMCT_CLK0J6EInputFMC Pcam Adapter

XAXB

-

GNDInput54.00 MHz CX3225SB
SCLKPLL_SCLJ8, U20InputEEPROM Programming
SDAPLL_SDAJ8, U20InputEEPROM Programming
OUT0

GA_PCLK

U5/U1Output

FPGA bank 15

OUT1GB_PCLKU6/U1Output

FPGA bank 15

OUT2GC_PCLKU7/U1Output

FPGA bank 15

OUT3GD_PCLKU8/U1Output

FPGA bank 15

OUT4CLK4_PU1HOutput
OUT5GBTCLK0J1E/J6EOutput
OUT6

GBTCLK1

J1E/J6E

Output


OUT7GBTCLK0J1EOutput
OUT8/OUT9CLK8/CLK9Pulled lowOutput


...

Scroll Title
anchorTable_PWR_PC
titlePower Consumption

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Power Input PinTypical Current
VIN3P3VTBD*


* TBD - To Be Determined

...

Scroll Title
anchorFigure_PWR_PD
titlePower Distribution


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision57
diagramNameTEF0003_PWR_PD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only

Image Modified


Power-On Sequence

Scroll Title
anchorFigure_PWR_PS
titlePower Sequency


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision2
diagramNameTEF0003_PWR_PS
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only

Image Modified


Power Rails

...

Scroll Title
anchorTable_TS_AMR
titlePS absolute maximum ratings

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SymbolsDescriptionMinMaxUnit
12V3P3VInput Supply Voltage-12120.53.75V
T_STGStorage Temperature-4085°C


Recommended Operating Conditions

...

12
Scroll Title
anchorTable_TS_ROC
titleRecommended operating conditions.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

ParameterMinMaxUnitsReference Document
12V
3P3V
12
2.3753.465V
T_OPR-4085°CSee MT25QU512ABB8E12-0SIT (U9)  datasheet.


Physical Dimensions

  • Module size: 84 mm × 65 mm.  Please download the assembly diagram for exact numbers.

  • Mating height with standard connectors: 10 mm.

...

Scroll Title
anchorFigure_TS_PD
titlePhysical Dimension

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision25
diagramNameTEF0003_TS_PD
aspect5e705185-5827-752c-089d-756568e6698b
simpleViewerfalse
width639
aspectHash7695f7bc00c98da1082cb1c11a0a6258edf875fc
linksauto
tbstylehidden
diagramWidth436

Scroll Only
scroll-pdftrue
scroll-officetrue
scroll-chmtrue
scroll-docbooktrue
scroll-eclipsehelptrue
scroll-epubtrue
scroll-htmltrue

Image Modified


Currently Offered Variants 

...

Scroll Title
anchorTable_RH_HRH
titleHardware Revision History

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DateRevisionChangesDocumentation Link
2017-06-27REV01

Initial Release

REV01


Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

...