Versions Compared

Old Version 40

changes.mady.by.user Pedram Babakhani

Saved on

compared with

New Version Current

changes.mady.by.user John Hartfiel

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll pdf ignore

Table of Contents

Table of Contents

Overview

The Trenz Electronic TEI0802 is an evaluation module TE0802 is a development board integrating a Xilinx Zynq UltraScale+ . Other assembly options for the FPGA and the memory chips are available. Please contact us for further information.

...

Page properties
hiddentrue
idComments

Notes :

Key Features

Page properties
hiddentrue
idComments

Note:
 'Key Features' description: Important components and connector or other Features of the module
→ please sort and indicate assembly options

  • MPSoC:  XCZU2CG - Xilinx Zynq UltraScale+ MPSoC
    • Package: 1SBVA484E
    • Speed Grade: -1 (Slowest)

    • Temperature Grade:

      Expanded

      Extended (

      0 to

      0 to +

      128 

      100 °C)

  • RAM/Storages:
    • SDRAM: LPDDR4 -3733 8Gb 256Mx32256Mx16x 2 
    • SPI Flash 256Mb (32M x 8) 133 MHz
    • EEPROMs 2Kb (256 x 8)
    • EEPROMs 4Kb (512 x 8)
  • Interfaces: 
    • USB JTAG/UART microUSB
    • 1GB Ethernet RJ45
    • USB 3.0 Host (Type A Connector)
    • microSD Card
    • M.2 SSD PCIe
    Display Interfaces: 
    • 3.5 mm Earphone Jack (PWM Output)
    • Display Port
    • VGA
    • 4 Digit 7-Segment LED Display
    • 8 LEDs
  • Audio:
    • 3.5 mm Earphone Jack (PWM Output)
  • Input:
    • 5 User Buttons
    • 8 Bit Slide Switches
    • Reset Button
  • User I/O:
    • 2x Pmod Connector
  • Communication:
    • 1GB Ethernet RJ45
    • USB 3.0 Host (Type A Connector)
  • Debug
    • USB JTAG/UART microUSB
    • 2x Pmod Connector
  • Power
    • 5 V +/- 10%
    • ~3.5 W
  • Dimension: 100mm x 100mm

Block Diagram

Page properties
hiddentrue
idComments

add drawIO object here.

Note

For more information regarding how to draw a diagram, Please refer to "Diagram Drawing Guidline" .


...

Scroll Title
anchorFigure_OV_BD
titleTE0802 Block Diagram


Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision134
diagramNameTEMPTE0802_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth638



Scroll Only

Image AddedImage Removed


Main Components

Page properties
hiddentrue
idComments

Notes :

  • Picture of the PCB (top and bottom side) with labels of important components
  • Add List below


Note

For more information regarding how to add board photoes, Please refer to "Diagram Drawing Guidline" .


...

  1. Xilinx Zynq UltraScale+ MPSoc, U14
  2. LPDDR4 SDRAM, U13
  3. M.2 Key M PCIe x1, U5
  4. SPI Flash Memory, U16
  5. EEPROM, U2, U18
  6. Oscillator, U15, U7, U19, U23, U43
  7. Clock Generator, U8
  8. Clock Generator Programming Connector, J14
  9. Grove Connector, J10
  10. Pmod Host Socket, J5...6
  11. Headphone Jack, J12
  12. D-Sub Connector, J7
  13. DisplayPort, J3
  14. RJ45 Socket, J4
  15. Ethernet PHY, U6
  16. USB Type A, J11
  17. USB 2.0 PHY, U22
  18. Micro USB 2.0 Type B, J8
  19. FTDI USB 2.0 to JTAG/UART Converter, U17
  20. microSD Card, J9
  21. Slide Switch, S1
  22. Push Button, BTN1...5
  23. DIP Switch, S7...8
  24. 4 Digit 7-Segment LED Display, D9
  25. 8x LEDs (Red), LED0...7
  26. Power Jack, J13
  27. Overvoltage/Undervoltage/Reverse Supply Protector, U12
  28. Power Management Integrated Circuit (PMIC), U1, U9
  29. Power Good LED (Green), D12

Initial Delivery State

Page properties
hiddentrue
idComments

Notes :

Only components like EEPROM, QSPI flash and DDR3 can be initialized by default at manufacture.

If there is no components which might have initial data ( possible on carrier) you must keep the table empty

...

Scroll Title
anchorTable_OV_IDS
titleInitial Delivery State of Programmable Devices on the Module

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Storage device name

Content

Notes

SPI Flash (U16)

Not programmed


EEPROM (U2)Not programmedExcept Ethernet MAC
EEPROM (U18)Programmed

FTDI Configuration

LPDDR4 SDRAM (U13)Not programmed


Configuration Signals

Page properties
hiddentrue
idComments
  • Overview of Boot Mode, Reset, Enables.

Bootmode signals must be set through DIP Switch S9S1. 

Scroll Title
anchorTable_OV_BP
titleBoot Process

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

OFF

MODE Signal State

MODE2

S9-C

MODE1

S9S1-2(B)

MODE0

S9S1-1(A)

Boot Mode

MODE[2:0]=000

OFFOFF

JTAG

MODE[2:0]=001

OFFOFFONQSPI (24 bit)not supported

MODE[2:0]=010

OFF

ONOFFQSPI(32 bit)

MODE[2:0]=011

OFFONONSD0(2.0)
MODE[2:0]=111ONONONUSB(2.0)


Reset setting is available through Push Button BTN6.

Scroll Title
anchorTable_OV_RST
titleReset Process

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

Connected toNote

POR_B

BTN6, Push ButtonConnected to nRESET


Signals, Interfaces and Pins

Page properties
hiddentrue
idComments

Notes :

  • For carrier or stand-alone boards use subsection for every connector type (add designator on description, not on the subsection title), for example:
    • SD
    • USB
    • ETH
    • FMC
    • ...
  • For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
    • JTAG
    • UART
    • I2C
    • MGT
    • ...

I/Os on Pin Headers and Connectors

FPGA bank number and number of I/O signals connected to the connectors:

Scroll Title
anchorTable_SIP_B2B
titleGeneral I/O to Pin Header and Connectors Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

12
FPGA BankConnector I/O Signal CountVoltage LevelNotes
Bank 503Micro USB, J8 (over FTDI)4 Single Ended3.3 VJTAG
Bank 500Micro USB, J8 (over FTDI)2 Single Ended3.3 VUART
Bank 500Micro SD Card, J97 Single Ended3.3 V
Bank 502Micro SD CardETH RJ45, J4 (over ETH PHY)14 Single Ended1.8 V
Bank 505, 502USB 3.0, J11 (USB2 over USB PHY)2 Differential Pairs, 12 Single Ended-- / 1.8V0.85 V

Bank 505, 501

SSD M.2, U5

2 Differential Pairs

0.85 V

Bank 501SSD M.2

,

U5

5 Single Ended

-- / 3.3 V


Bank 505, 501Display Port Connector, J32 Differential Pairs0.85 VBank 26D-Sub Host Socket, J72 , 5 Single Ended--/ 3.3 V
Bank 26, 65, 66,D-Sub Host Socket (VGA), J714 Single Ended3.3 V / 1.8 V / 1.8 V
Bank 65Earphone, J123 Single Ended1.8 V
Bank 500Grove Connector, J102 Single Ended3.3 V
Bank 26Pmod Host Socket, J58 Single Ended3.3 V
Bank 26Pmod Host Socket, J6 8 Single Ended3.3 V


Micro

...

SD Card

TE0802

FTDI FT2232 (U17) can be accessed through micro USB 2.0 B connector (J8) for JTAG (channel A). Channel B is connected to the FPGA and can be used for UART.

Micro SD Card

TEI0802 is equipped with a micro SD card connector (J9).

Scroll Title
anchorTable_SIP_SD
titleMicro SD Card Connector Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SchematicConnected toNotes
SD_DAT0

MIO 13, FPGA Bank 500


SD_DAT1MIO 14, FPGA Bank 500
SD_DAT2MIO 15, FPGA Bank 500
SD_DAT3MIO 16, FPGA Bank 500
SD_CLKMIO 22, FPGA Bank 500
SD_CMDMIO 21, FPGA Bank 500
SD_CDMIO 24, FPGA Bank 500


RJ45 Connector

TEI0802 TE0802 is equipped with a RJ45 connector and an Ethernet PHYs. RJ45 connector J4 is connected to Ethernet PHYs U6.

Scroll Title
anchorTable_SIP_RJ45
titleRJ45 Connector Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PinSchematicETH PinNotes
2PHY_MDI0_PMDIP[0]
3PHY_MDI0_NMDIN[0]
4PHY_MDI1_PMDIP[1]
5PHY_MDI1_NMDIN[1]
6PHY_MDI2_PMDIP[2]
7PHY_MDI2_NMDIN[2]
8PHY_MDI3_PMDIP[3]
9PHY_MDI3_NMDIN[3]


USBs Sockets

TEI0802 TE0802 is equipped with a Micro USB2.0 B connector J8 and a USB3.0 connector J11.

...

Scroll Title
anchorTable_SIP_USB3
titleUSB3.0 A Socket Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

USB3.0 PinSchematicConnected toNotes
D-USB0_D_NUSB PHY, U22
D+USB0_D_PUSB PHY, U22
StdA_SSRX-USB_RX2_NFPGA Bank 505
StdA_SSRX+USB_RX2_PFPGA Bank 505
StdA_SSTX-USB_TX2_NFPGA Bank 505
StdA_SSTX+USB_TX2_PFPGA Bank 505
VBUSVBUSUSB PHY, U22


SSD M.2 Connector

TEI0802 TE0802 is equipped with a SSD M.2 connector (U5).

Scroll Title
anchorTable_SIP_SSD
titleSSD M.2 Connector Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PinSchematicConnected toNotes
PERn0/SATA-B+

SSD_RX3_N

Pin M22, FPGA Bank 505
PERp0/SATA-B-SSD_RX3_PPin M21, FPGA Bank 505
PERn0/SATA-A+

SSD_TXC3_N

Pin K22, FPGA Bank 505
PERp0/SATA-A-SSD_TXC3_PPin M21, FPGA Bank 505
REFCLKN

SSD_RCLK_N

Pin 9, Clock Generator U8
REFCLKPSSD_RCLK_PPin 10, Clock Generator U8
DAS/DSS#SSD_DASMIO35, FPGA Bank 501
DEVSLPSSD_SLEEPMIO32, FPGA Bank 501
PERST#SSD_PERSTnMIO31, FPGA Bank 501
CLKREQ#SSD_CLKRQMIO33, FPGA Bank 501
PEWake#SSD_WAKEMIO34, FPGA Bank 501


Display Port Connector

TEI0802 TE0802 is equipped with a Display Port connector (J3).

Scroll Title
anchorTable_SIP_DP
titleDisplay Port Socket Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SchematicCorresponding SignalsConnected toNotes
DP_TX_L0_P/NDP0_TX_P/NPin A19/A20, FPGA Bank 505
DP_TX_L1_P/NDP1_TX_P/NPin C19/C20, FPGA Bank 505
DP_TX_AUX_P/NDP_AUX_TX/RXMIO27, MIO30, FPGA Bank 501


D-Sub Connector

TEI0802 TE0802 is equipped with a D-Sub connector (J7).

Scroll Title
anchorTable_SIP_VGA
titleD-Sub Connector Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SchematicCorresponding SignalsConnected toNotes
VGA_REDVGA_R0...3Bank 65Red Channel
VGA_GREENVGA_G0...3Bank 65Green Channel
VGA_BLUEVGA_B0...3Bank 66Blue Channel
VGA_RGB_HSYNCVGA_HSBank 26Horizontal Sync
VGA_RGB_VSYNCVGA_VSBank 26Vertical Sync


Headphone Connector

TE0802 is equipped with a headphone connector (J12).

Scroll Title
anchorTable_SIP_HP
titleHeadphone Connector Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SchematicConnected toNotes
JACKSNSPin F3, FPGA Bank 65
PWM_RPin F4, FPGA Bank 65
PWM_LPin E3, FPGA Bank 65


Grove Connector

TEI0802 TE0802 is equipped with a grove connector (J10).

Scroll Title
anchorTable_SIP_Grove
titleGrove Connector Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SchematicConnected toNotes
Grove_SCL0MIO18, FPGA Bank 500
Grove_SDA0MIO19, FPGA Bank 500


Pmod Sockets

TEI0802 TE0802 has 2 Pmod 2x6 host sockets which are connected to the FPGA.

Scroll Title
anchorTable_SIP_PMOD
titlePmod SMD Host Socket Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorSignalsConnected to Notes
J5PMOD_A0...7Bank 26J6PMOD_B0...7Bank 26
true

DesignatorSignalsConnected to Notes
J5PMOD_A0...7Bank 26
J6PMOD_B0...7Bank 26


Test Points

Scroll Title
anchorTable_SIP_TestPoint
titleTest Points Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Test Point

SignalsNotes
TP1+1.1V_LPDDR4
TP2+1.8V_MGTRAVTT
TP3+1.8V_PL
TP4FT_B_TX
TP5DP_TX_PWR
TP6GND
TP7GND
TP8PMIC2_SDA
TP9PMIC2_TP
TP10ONKEY2
TP11PMIC2_SCL
TP12DP_TX_HPD
TP13DP_TX_PWR
TP14INT_SCL1
TP15INT_SDA1
TP16FT_B_RX
TP17CLOCKDIST_OE
TP18+0.85V_VCCINT
TP19+3.3V
TP20+1.8V_PS
TP21ERR_STATUS
TP22+1.2V_PSPLL
TP23GND
TP24GND
TP25PMIC1_SCA
TP26PMIC1_SDA
TP27ONKEY1
TP28PMIC1_TP
TP29POR_B
TP30PSBATT
TP31SRST_B
TP32DONE
TP33INIT_B
TP34VBUS
TP35USB_VBUS
TP36PROG_B
TP37ERR_OUT


On-board Peripherals

Page properties
hiddentrue
idComments

Notes :

  • add subsection for every component which is important for design, for example:
    • Two 100 Mbit Ethernet Transciever PHY
    • USB PHY
    • Programmable Clock Generator
    • Oscillators
    • eMMCs
    • RTC
    • FTDI
    • ...
    • DIP-Switches
    • Buttons
    • LEDs

...

Scroll Title
anchorTable_OBP
titleOn-board Peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/InterfaceDesignatorNotes
TEI0802 TRM81199613U16
TEI0802 TRM81199613U13
TEI0802 TRM81199613U2, U18
TEI0802 TRM81199613U22
TEI0802 TRM81199613U6
TEI0802 TRM81199613U17
TEI0802 TRM81199613U8
OscillatorsU7, U15, U19, U23, U43
TEI0802 TRM81199613D9
TEI0802 TRM81199613LED0...7
TEI0802 TRM81199613BTN1...5
TEI0802 TRM81199613S1, S7/S...8


Quad SPI Flash Memory

Page properties
hiddentrue
idComments

Notes :

Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options.for other assembly options.

he TE0802 evaluation board has  one single QSPI flash connected as x4. Flash size depends on the assembly option, default 32MB

Scroll Title
anchorTable_OBP_SPI
titleQuad SPI Interface MIOs and Pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MIO PinSchematicU16 PinNotes
MIO0MIO0B2SPI_CLK
MIO1MIO1D2SPI_DQ1
MIO2MIO2C4SPI_DQ2
MIO3MIO3D4SPI_DQ3
MIO4MIO4D3SPI_DQ0
MIO5MIO5C2SPI_CS


LPDDR4 SDRAM

Page properties
hiddentrue
idComments

Notes :

Minimum and Maximum density of DDR3 SDRAM must be mentioned for other assembly options. (pay attention to supported address length for DDR3)

The TE0802 evaluation board has 1 GByte volatile LPDDR4 SDRAM IC (U13) for storing user application code and data. The details depends on the assembly option.

  • Part number: K4F8E304HB_MGCJ0000_200F IS43LQ32256A-062BLI
  • Supply voltage: 1.06 -1.8 17 V
  • Speed: ????
  • NOR Flash
  •  1600 MHz 
  • Temperature: -55 40 to +125 85 C

EEPROM


Scroll Title
anchorTable_OBP_FPGA_EEP
titleI2C FPGA EEPROM Interface MIOs and Pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MIO PinSchematicU2 PinNotes
MIO8Int_SCL1SCL
MIO9Int_SDA1SDA


...

Scroll Title
anchorTable_OBP_I2C_FPGA_EEP
titleI2C Address for FPGA EEPROM

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MIO PinTypeI2C AddressDesignatorNotes
MIO8...94AA025E48T-I/OT0x50U2EEPROM with MAC



Scroll Title
anchorTable_OBP_FTDI_EEP
titleI2C FTDI EEPROM Interface Pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PinSchematicU18 PinNotes
CSEECS1FTDI
CLKEECLK2FTDI
DIN/DOEEDATA3/4FTDI


USB ULPI PHY

The TE802 is equipped with a USB ULPI PHY. 

Scroll Title
anchorTable_OBP_USB
titleUSB ULPI PHY Connections and Pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

USB PHY PinSignal Schematic NamesConnected toNote

DATA0

USB0_DATA0

MIO56, FPGA Bank 502
DATA1USB0_DATA1MIO57, FPGA Bank 502
DATA2USB0_DATA2MIO54, FPGA Bank 502
DATA3USB0_DATA3MIO59, FPGA Bank 502
DATA4USB0_DATA4MIO60, FPGA Bank 502
DATA5USB0_DATA5MIO61, FPGA Bank 502
DATA6USB0_DATA6MIO62, FPGA Bank 502
DATA7USB0_DATA7MIO63, FPGA Bank 502
DIRUSB0_DIRMIO53, FPGA Bank 502
NXTUSB0_NXPMIO55, FPGA Bank 502
STPUSB0_STPMIO58, FPGA Bank 502
RESETBUSB0_RST_NMIO38, FPGA Bank 501
CPENUSB0_VBUS_ENPin 1, U21 (Current-limited Power Switch)
VBUSVBUS

Pin 8, U21 (Current-limited Power Switch).

Pin 1, J11 (USB Connector)


IDUSB0_IDPulled-down to GND
DPUSB0_D_PPin 3, J11 (USB Connector)
DMUSB0_D_NPin 2, J11 (USB Connector)
REFCLKUSB0_RCLKPin 3, U23 (Oscillator)
CLKOUTUSB0_CLKMIO52, FPGA Bank 502


Ethernet PHY

The TEI0802 TE0802 is equipped with an Ethernet PHY (U6) which is connected to RJ45 (JJ4) connector. 

Scroll Title
anchorTable_OBP_ETH
titleEthernet PHY Connections and Pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Ethernet PHY PinSignal Schematic NamesETHNote
TXD0ETH_TXD0MIO65, FPGA Bank 502
TXD1ETH_TXD1MIO66, FPGA Bank 502
TXD2ETH_TXD2MIO67, FPGA Bank 502
TXD3ETH_TXD3MIO68, FPGA Bank 502
TX_CTRLETH_TXCTLMIO69, FPGA Bank 502
TX_CLKETH_CLKMIO64, FPGA Bank 502
MDIOETH_MDIOMIO77, FPGA Bank 502Pulled-up to +1.8V_PS.
MDCETH_MDCMIO76, FPGA Bank 502
MDIP[0]

PHY_MDI0_P

Pin2, J4 (RJ45)
MDIN[0]PHY_MDI0_NPin3, J4 (RJ45)
MDIP[1]

PHY_MDI1_P

Pin4, J4 (RJ45)
MDIN[1]PHY_MDI1_NPin5, J4 (RJ45)
MDIP[2]

PHY_MDI2_P

Pin6, J4 (RJ45)
MDIN[2]PHY_MDI2_NPin7, J4 (RJ45)
MDIP[3]

PHY_MDI3_P

Pin8, J4 (RJ45)
MDIN[3]PHY_MDI3_NPin9, J4 (RJ45)
LED[0]PHY_LED0LED, J4 (RJ45)
LED[1]PHY_LED1LED, J4 (RJ45)
CONFIG--Pulled-up to +1.8V_PS.
XTAL_INETH_XTAL_INPin 3, U7 (Oscillator)
RESETnETH_RSTMIO37, FPGA Bank 501Pulled-up to +1.8V_PS.
RX_CLKETH_RXCKMIO70, FPGA Bank 502
RX_CTRLETH_RXCTLMIO75, FPGA Bank 502
RXD[0]ETH_RXD0MIO71, FPGA Bank 502
RXD[1]ETH_RXD1MIO72, FPGA Bank 502
RXD[2]ETH_RXD2MIO73, FPGA Bank 502
RXD[3]ETH_RXD3MIO74, FPGA Bank 502


FTDI FT2232H

The FTDI chip U17 converts signals from USB 2.0 to a variety of standard serial and parallel interfaces. Refer to the FTDI data sheet for more information about the capacity of the FT2232H chip.
Channel A of FTDI FT2232H chip is used in MPPSE mode for JTAG. Channel B is used in UART mode.

...

Scroll Title
anchorTable_OBP_FTDI
titleFTDI Chip Interfaces and Pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FTDI Chip PinSignal Schematic NameConnected toNotes
ADBUS0TCKPin H13, FPGA Bank 503JTAG Interface
ADBUS1TDIPin H12, FPGA Bank 503JTAG Interface
ADBUS2TDOPin J13, FPGA Bank 503JTAG Interface
ADBUS3TMS

Pin J12, FPGA Bank 503

JTAG Interface

BDBUS0FT_B_TXMIO10, FPGA Bank 500UART
BDBUS1FT_B_RXMIO11, FPGA Bank 500UART
EECSEECSPin 1, U18 (EEPROM)
EECLKEECLKPin 2, U18 (EEPROM)
EEDATAEEDATAPin 3/4, U18 (EEPROM)
OSCI-Pin 3, U19 (Oscillator)
DMD_NPin 2, J8 (Micro USB 2.0)
DPD_PPin 3, J8 (Micro USB 2.0)


Clock Generator

The TEI0802 TE0802 is equipped with a clock generator (U8). 

Scroll Title
anchorTable_OBP_CLK_GEN
titleClock Generator Connections and Pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Clock Generator PinSignal Schematic NamesConnected toNote
REFP-Pin 3, U43 (Oscillator)
REFSELREFSEL-Pulled-up to +3.3V.
RESETN/SYNCCLK_GEN_RESETPin B5, FPGA Bank 26Pulled-up to +3.3V.
EEPROMSELEEPROMSEL-Pulled-up to +3.3V.
SDA/GPIO2CLK_GEN_SDA

- (Default)

MIO9, FPGA Bank 500 (R185/196 required)

Pin 2, J14 (Pin Header required)

Pulled-up to +3.3V. (Default)

Pulled-up to +3.3V.

Pulled-up to +3.3V.

SCL/GPIO3CLK_GEN_SCL

- (Default)

MIO8, FPGA Bank 500 (R185/196 required)

Pin 3, J14 (Pin Header required)

Pulled-up to +3.3V. (Default)

Pulled-up to +3.3V.

Pulled-up to +3.3V.

OE/GPIO4--Pulled-up to +3.3V.

Y1P

CLK_Y1_P / CLK_DP_PPin G19, FPGA Bank 50527 MHz
Y1NCLK_Y1_N / CLK_DP_NPin G20, FPGA Bank 50527 MHz

Y2P

CLK_Y2_P / CLK_USB_PPin J19, FPGA Bank 50526 MHz
Y2NCLK_Y2_N / CLK_USB_NPin J20, FPGA Bank 50526 MHz

Y3P

CLK_Y3_P / CLK_PCIe_PPin L19, FPGA Bank 505100 MHz
Y3NCLK_Y3_N / CLK_PCIe_NPin L20, FPGA Bank 505100 MHz

Y4P

CLK_Y4_P / SSD_RCLK_PPin 55, U5 (M.2)100 MHz
Y4NCLK_Y4_N / SSD_RCLK_NPin 53, U5 (M.2)100 MHz


Clock Sources

Scroll Title
anchorTable_OBP_CLK
titleOscillators

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorSignal Schematic NamesConnected toDescriptionFrequencyNote
U7ETH_XTAL_INPin 34, U6 (Ethernet PHY)Clock for Ethernet25 MHz
U15PS_CLKPin H14, FPGA Bank 503Clock for FPGA33 MHz
U23USB_CLK / USB0_RCLKPin 26, U22 (USB PHY)Clock for USB52 MHz
U43-Pin 5, U8 (Clock Generator)Clock for Clock Generator25 MHz


7-Segment Display

The TEI0802 TE0802 has a 4-Digit-7-Segment LED display.

Scroll Title
anchorTable_OBP_7SEG
title7-Segment LED Pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PinSchematicConnected to Notes
A/L1CA / SEG_CAPin E4, FPGA Bank 65
B/L2CB / SEG_CBPin D3, FPGA Bank 65
C/L3CC / SEG_CCPin N5, FPGA Bank 65
DCD / SEG_CDPin P5, FPGA Bank 65
ECE / SEG_CEPin N4, FPGA Bank 65
FCF / SEG_CFPin C3, FPGA Bank 65
GCG / SEG_CGPin R5, FPGA Bank 65
DPCDP / SEG_CDPPin N3, FPGA Bank 65
A1SEG_AN1Pin A9, FPGA Bank 26
A2SEG_AN2Pin B9, FPGA Bank 26
A3SEG_AN3Pin A7, FPGA Bank 26
A4SEG_AN4Pin B6, FPGA Bank 26
L1-L3SEG_ANPin A8, FPGA Bank 26


User LED

Scroll Title
anchorTable_OBP_LED
titleOn-board LEDs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SchematicColorConnected toActive LevelNote
LED0...7RedBank 65High
D12GreenU9, PMICHighPOWER_OK


Push Button

Scroll Title
anchorTable_OBP_PBTN
titleOn-board Push Buttons

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Designator SchematicConnected toFunctionalityNote
BTN_1USER_BTN_UPPin U2, FPGA Bank 65User Push ButtonPulled-up to +1.8V_PL.
BTN_2USER_BTN_LEFTPin R1, FPGA Bank 65User Push ButtonPulled-up to +1.8V_PL.
BTN_3USER_BTN_OKPin T1, FPGA Bank 65User Push ButtonPulled-up to +1.8V_PL.
BTN_4USER_BTN_RIGHTPin U1, FPGA Bank 65User Push ButtonPulled-up to +1.8V_PL.
BTN_5USER_BTN_DOWNPin T2, FPGA Bank 65User Push ButtonPulled-up to +1.8V_PL.
BTN_6POR_B

Pin 38, U1 (PMIC),

Pin 38, U9 (PMIC),

Pin K12, FPGA Bank 503

Reset ButtonPulled-up to +3.3V.


DIP Switch

Scroll Title
anchorTable_OBP_DIP_SWITCH
titleDIP Switches

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorSchematicConnected toFunctionalityNote
S1AS1-1(A)MODE0Pin J16, FPGA Bank 503DIPPulled-down to GND.
S1BS1-2(B)MODE1Pin H15, FPGA Bank 503DIPPulled-down to GND.
S1CS1-3(C)USER_CFG0Pin A4, FPGA Bank 66DIPPulled-down to GND.
S1DS1-4(D)USER_CFG1Pin B4, FPGA Bank 66DIPPulled-down to GND..
S7-1(A)S7AUSER_SW7Pin M5, FPGA Bank 65DIPPulled-up to +1.8V_PL.
S7BS7-2(B)USER_SW6Pin M4, FPGA Bank 65DIPPulled-up to +1.8V_PL.
S7CS7-3(C)USER_SW5Pin J2, FPGA Bank 65DIPPulled-up to +1.8V_PL.
S7DS7-4(D)USER_SW4Pin K1, FPGA Bank 65DIPPulled-up to +1.8V_PL.
S8AS8-1(A)USER_SW3Pin L1, FPGA Bank 65DIPPulled-up to +1.8V_PL.
S8BS8-2(B)USER_SW2Pin M1, FPGA Bank 65DIPPulled-up to +1.8V_PL.
S8CS8-3(C)USER_SW1Pin P2, FPGA Bank 65DIPPulled-up to +1.8V_PL.
S8DS8-4(D)USER_SW0Pin P3, FPGA Bank 65DIPPulled-up to +1.8V_PL.


Power and Power-On Sequence

Page properties
hiddentrue
idComments

In 'Power and Power-on Sequence' section there are three important digrams which must be drawn:

  • Power on-sequence
  • Power distribution
  • Voltage monitoring circuit


Note

For more information regarding how to draw diagram, Please refer to "Diagram Drawing Guidline" .


Power Supply

Power supply with minimum current capability of 3 A for system startup is recommended.

Power Consumption

Scroll Title
anchorTable_PWR_PC
titlePower Consumption

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Power Input PinTypical Current
VINTBD*


* TBD - To Be Determined

Power Distribution Dependencies

Scroll Title
anchorFigure_PWR_PD
titlePower Distribution


Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision24
diagramNameTE0802_PWR_PD
simpleViewertruefalse
width
linksauto
tbstylehidden
diagramWidth561641


Scroll Only


Power-On Sequence

...

anchorFigure_PWR_PS
titlePower Sequency
Scroll Ignore

TBD

...

PMICs will be reset after pressing Push Button BTN6 (POR_B).

Power Rails

Scroll Title
anchorTable_PWR_PR
titleModule Power Rails

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue


Power Rail NameDirectionNotes
VINInINSupply Voltage
+5VOutJ1...2
+3.3VOutJ14, J10


Bank Voltages

Scroll Title
anchorTable_PWR_BV
titleSoC Bank Voltages

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Bank          

Schematic Name

Voltage

Notes
Bank 26+3.3V3.3 V
Bank 65+1.8V_PL1.8 V
Bank 66+1.8V_PL1.8 V
Bank 500+3.3V3.3 V
Bank 501+3.3V3.3 V
Bank 502+1.8V_PS1.8 V


Bank 503+3.3V3.3 V
Bank 504+1.1V_LPDDR41.1 V


Bank 505

+0.85V_MGTRAVCC

0.85 V



Technical Specifications

Absolute Maximum Ratings

Scroll Title
anchorTable_TS_AMR
titleAbsolute Maximum Ratings

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SymbolsDescriptionMinMaxUnit
VINInput Supply Voltage (J13)-3.57V
T_STGStorage Temperature-40
50
85
V
°C


Recommended Operating Conditions

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

Scroll Title
anchorTable_TS_ROC
titleRecommended Operating Conditions

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

ParameterMinMaxUnitsReference Document
VIN45.5VSchematic "POWER" (Component: LTC4365ITS8)
T_STG085°CZynq Ultrascale+ Data sheet


Physical Dimensions

Module size: 100 mm × 100 mm.  Please download the assembly diagram for exact numbers.

...

Scroll Title
anchorFigure_TS_PD
titlePhysical Dimension in mm


Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision1
diagramNameTE0802_TS_PD
simpleViewerfalse
width639
linksauto
tbstylehidden
diagramWidth1228


Scroll Only
scroll-pdftrue
scroll-officetrue
scroll-chmtrue
scroll-docbooktrue
scroll-eclipsehelptrue
scroll-epubtrue
scroll-htmltrue


Currently Offered Variants 

Page properties
hiddentrue
idComments

Set correct link to the shop page overview table of the product on English and German.

Example for TE0728:

    ENG Page: https://shop.trenz-electronic.de/en/Products/Trenz-Electronic/TE07XX-Zynq-SoC/TE0728-Zynq-SoC/

    DEU Page: https://shop.trenz-electronic.de/de/Produkte/Trenz-Electronic/TE07XX-Zynq-SoC/TE0728-Zynq-SoC/

For Baseboards or modules, where no overview page is available (and revision number is coded in the direct link) use shop search link, e.g. TE0706:

    ENG Page: https://shop.trenz-electronic.de/en/search?sSearch=TE0706

   DEU Page: https://shop.trenz-electronic.de/de/search?sSearch=TE0706

...

Scroll Title
anchorTable_VCP_SO
titleTrenz Electronic Shop Overview

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Trenz Shop TE0702 TE0802 Overview Page
English pageGerman page


Revision History

Hardware Revision History

Page properties
hiddentrue
idComments

Set correct links to download  arrier, e.g. TE0706 REV02:

  TE0706-02  ->   https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/4x5/4x5_Carriers/TE0706/REV02/Documents

Note:

  • Date format:  YYYY-MM-DD

...

Scroll Title
anchorTable_RH_HRH
titleHardware Revision History

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DateRevisionChangesDocumentation Link
2019-04-2902
  • Added suppressor 1SMA5.0AT3G on power input
  • Changed OV and UV protection range
  • Changed VGA schematic
  • USB page: VBUS resistor changed on 1KThe revision has been renamed as TE0802-02-2AEV2-A
REV02
2018-10-1701ReleaseREV01


Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

Scroll Title
anchorFigure_RV_HRN
titleBoard Hardware Revision Number


Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision4
diagramNameTE0802_RV_HRN
simpleViewertrue
width
linksauto
tbstylehidden
diagramWidth128


Scroll Only


Document Change History

Page properties
hiddentrue
idComments
  • Note this list must be only updated, if the document is online on public doc!
  • It's semi automatically, so do following

    • Add new row below first

    • Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template

    • Metadata is only used of compatibility of older exports

...

Scroll Title
anchorTable_RH_DCH
titleDocument Change History

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DateRevisionContributorDescription

Page info
infoTypeModified date
dateFormatyyyy-MM-dd
typeFlat

Page info
infoTypeCurrent version
prefixv.
typeFlat
showVersionsfalse

Page info
infoTypeModified by
typeFlat
showVersionsfalse

Initial Release

  • Typo correction
2020-11-19v.65Pedram Babakhani
  • initial release

--

all

Page info
infoTypeModified users
typeFlat
showVersionsfalse

  • --


Disclaimer

Include Page
IN:Legal Notices
IN:Legal Notices

...