Page properties |
---|
|
Template Revision 3.1 Design Name is always "TE Series Name" + Design name, for example "TE0720 Test Board" - Change List 3.0 to 3.1
- Fix problem with pdf export and side scroll bar
- update 19.2 to 20.2
- add prebuilt content option
- Change List 2.9 to 3.0
- add fix table of content
- add table size as macro
- removed page initial creator
|
Page properties |
---|
|
Important General Note:
Export PDF to download, if vivado revision is changed!
Designate all graphics and pictures with a number and a description, Use "Scroll Title" macro
Use "Scroll Title" macro for pictures and table labels. Figure number must be set manually at the moment (automatically enumeration is planned by scrollPDF)Figure template (note: inner scroll ignore/only only with drawIO object):
Date | Version | Changes | Author |
---|
2023-12-14 | 3.1.17 | - updated according to Vivado 2023.2
| ma | 2023-06-13 | 3.1.16 | - Design flow:
- added alternative programming files in Petalinux
- added chapter FSBL Patch in Software Design - Petalinux
| ma | 2023-06-01 | 3.1.15 | - removed u-boot.dtb from Design flow
| ma | 2023-06-01 | 3.1.14 | - expandable lists for revision history and supported hardware
| wh | 2022-01-14 | 3.1.9 | - extended notes for microblaze boot process with linux
- add u.boot.dtb to petalinux notes
- add dtb to prebuilt content
- replace 20.2 with 21.2
| jh | 2021-06-28 | 3.1.8 | - added boot process for Microblaze
- minor typos, formatting
| ma | 2021-06-01 | 3.1.7 | | jh | 2021-05-04 | 3.1.6 | - removed zynq_ from zynq_fsbl
| ma | 2021-04-28 | 3.1.5 | - added macro "Scroll ignore" for suppression of horizontal dividing lines during .pdf-export
- minor typos, formatting
| ma | 2021-04-27 | 3.1.4 | - Version History
- changed from list to table
- Design flow
- removed step 5 from Design flow
- changed link from TE Board Part Files to Vivado Board Part Flow
- changed cmd shell from picture to codeblock
- added hidden template for "Copy PetaLinux build image files", depending from hardware
- added hidden template for "Power on PCB", depending from hardware
- Usage update of boot process
- Requirements - Hardware
- added "*used as reference" for hardware requirements
- all
- placed a horizontal separation line under each chapter heading
- changed title-alignment for tables from left to center
- all tables
- added "<project folder>\board_files" in Vivado design sources
| ma |
| 3.1.3 | | ma |
| 3.1.2 | - minor typing corrections
- replaced SDK by Vitis
- changed from / to \ for windows paths
- replaced <design name> by <project folder>
- added "" for path names
- added boot.src description
- added USB for programming
| ma |
| 3.1.1 | - swapped order from prebuilt files
- minor typing corrections
- removed Win OS path length from Design flow, added as caution in Design flow
| ma |
| 3.1 | - Fix problem with pdf export and side scroll bar
- update 19.2 to 20.2
- add prebuilt content option
|
|
| 3.0 | - add fix table of content
- add table size as macro
- removed page initial creator
|
|
|
Scroll Title |
---|
anchor | Figure_xyz |
---|
title | Text |
---|
|
Scroll Ignore |
---|
Create DrawIO object here: Attention if you copy from other page, use |
Scroll Only |
---|
image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed |
Table template:
- Layout macro can be use for landscape of large tables
- Set column width manually(can be used for small tables to fit over whole page) or leave empty (automatically)
Scroll Title |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Example | Comment |
---|
1 | 2 |
...Overview
Zynq PS Design with Linux Example and PHY status LED on Vivado HW-Manager.
Refer to http://trenz.org/te0720-info for the current online version of this manual and other available documentation.
Key Features
Page properties |
---|
|
Notes : - Add basic key futures, which can be tested with the design
|
Excerpt |
---|
- Vitis/Vivado 2020.2
- PetaLinux
- SD
- ETH (use EEPROM MAC)
- USB
- I2C
- RTC
- VIO PHY LED
- FSBL for EEPROM MAC and CPLD access / petalinux patch
- Special FSBL for QSPI Programming
|
Revision History Page properties |
---|
|
Notes Important General Note: - add every update file on the download
- add design changes on description
|
Scroll Title |
---|
anchor | Table_DRH |
---|
title | Design Revision History |
---|
|
Scroll Table Layout |
---|
|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
Export PDF to download, if vivado revision is changed!
Designate all graphics and pictures with a number and a description, Use "Scroll Title" macro
- Use "Scroll Title" macro for pictures and table labels. Figure number must be set manually at the moment (automatically enumeration is planned by scrollPDF)
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
|
DateVivadoProject Built | Authors | Description |
Overview
Scroll Ignore |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
|
|
Zynq PS Design with Linux Example and PHY status LED on Vivado HW-Manager.Refer to http://trenz.org/te0720-info for the current online version of this manual and other available documentation.
Key Features
Page properties |
---|
|
Notes : - Add basic key futures, which can be tested with the design
|
Excerpt |
---|
- Vitis/Vivado 2023.2
- PetaLinux
- SD
- ETH (use EEPROM MAC)
- USB
- I2C
- RTC
- VIO PHY LED
- FSBL for EEPROM MAC and CPLD access / petalinux patch
|
Revision History
Page properties |
---|
|
Notes : - add every update file on the download
- add design changes on description
|
Expand |
---|
|
Scroll Title |
---|
anchor | Table_DRH |
---|
title-alignment | center |
---|
title | Design Revision History |
---|
| Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Date | Vivado | Project Built | Authors | Description |
---|
2024-01-25 | 2023.2 | TE0720-test_board-vivado_2023.2-build_4_20240124111006 |
|
|
2021-02-17 | 2020-2 | TE0720-test_board_noprebuilt-vivado_2020.2-build_2_20210217064925.zip TE0720-test_board-vivado_2020.2-build_2_20210217064913.zip | John Hartfiel | - 2020.2 update
- add boot.scr file
- petalinuxx fsbl patch (betaversion)
|
2020-03-25 | 2019.2 | TE0720-test_board_noprebuilt-vivado_2019.2-build_8_20200325075220.zip TE0720-test_board-vivado_2019.2-build_8_20200325075301.zip | John Hartfiel | |
2020-01-22 | 2019.2 | TE0720-test_board-vivado_2019.2-build_3_20200122154933.zip TE0720-test_board_noprebuilt-vivado_2019.2-build_3_20200122154951.zip | John Hartfiel | - script update for linux user
|
2020-01-14 | 2019.2 | TE0720-test_board-vivado_2019.2-build_3_20200114090828.zip TE0720-test_board_noprebuilt-vivado_2019.2-build_3_20200114090837.zip | John Hartfiel | - Vitis script updates (include linux domain and prebuilt linux files for vitis)
- prebuilt binary export on selection guide
|
2019-12-18 | 2019.2 | TE0720-test_board-vivado_2019.2-build_1_20191218151902.zip TE0720-test_board_noprebuilt-vivado_2019.2-build_1_20191218152732.zip | John Hartfiel | - 2019.2 update
- Vitis support
|
2019-03-04 | 2018.3 | TE0720-test_board-vivado_2018.3-build_01_20190304100745.zip TE0720-test_board_noprebuilt-vivado_ |
|
201830120190304100755John Hartfiel | - update for -1CR version only (256MB DDR3)
| 2019-02-21 | Manuela Strücker | - Device-Tree patch for single core variants
| 2024-01-22 | 2023.2 |
|
2018.3 | TE0720-test_board-vivado_ |
|
20183012019022112512320240122114822.zip TE0720-test_board_noprebuilt-vivado_ |
|
201830120190221125133John Hartfiel | - TE Script update
- rework of the FSBLs
- some additional Linux features
| Manuela Strücker | | 2023-07-19 | 2022.2 | TE0720 |
|
2018-08-23 | 2018.2 | te072020180320180823185142te0720TE0720-test_board_noprebuilt-vivado_ |
|
20180320180823185158John HartfielDDR setup for l1if only2018-08-13 | - -boot up on first power up only. qspi x4 - device tree node entry
| 2023-05-31 | 2022 |
|
2018te0720TE0720-test_board-vivado_ |
|
20180220180810162024te0720TE0720-test_board_noprebuilt-vivado_ |
|
20180220180810162040John Hartfiel2018Boart Part Files rework2018-04-26 | 2017.4 | te0720201740720180426144351te0720TE0720-test_board_noprebuilt-vivado_ |
|
201740720180426144405John Hartfiel | | 2018-03-12 | 2017.4 | | Manuela Strücker | - bugfix "os" folder
- updated Petalinux config
- added QSPI Partition for bootscr file
| 2022-01-25 | 2021.2 | TE0720 |
|
te0720_noprebuilt201740620180312152408te0720TE0720-test_board_noprebuilt-vivado_ |
|
201740620180312152419John Hartfiel | add assembly variantscript 2018010920174te0720_noprebuilt201740220180109121313te0720TE0720-test_board-vivado_ |
|
201740220180109121300John Hartfiel | - no design changes
- set EEPROM MAC with FSBL+u-boot
- FSBL for QSPI Programming
| Manuela Strücker | | 2021-11-29 | 2020.2 | TE0720 |
|
2017-11-27 | 2017.2 | te0720_noprebuilt20170520171127153028te0720TE0720-test_board_noprebuilt-vivado_ |
|
20170520171127153006John Hartfiel | - remove duplicated content
| Manuela Strücker | | 2021-07-19 | 2020 |
|
2017-11-20 | 2017te0720TE0720-test_board_noprebuilt-vivado_ |
|
20170520171122074701te0720TE0720-test_board-vivado_ |
|
20170520171122074646John Hartfiel | |
Release Notes and Know Issues
Page properties |
---|
|
Notes :- add known Design issues and general notes for the current revision
- do not delete known issue, add fixed version time stamp if issue fixed
|
Manuela Strücker | - boot.scr file updated for 256 MB QSPI flash size variants
| 2021-04-30 | 2020.2 | TE0720-test_board_noprebuilt-vivado_2020.2-build_5_20210430085624.zip TE0720-test_board |
|
|
Scroll Title |
---|
anchor | Table_KI |
---|
title | Known Issues |
---|
|
Scroll Table Layout |
---|
|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Issues | Description | Workaround | To be fixed version |
TE0720-test_board_noprebuilt220210217064925TE0720-test_boardManuela Strücker | - update board files
- update boot.scr file
| 2021-04-01 | 2020.2 | TE0720-test_board_noprebuilt-vivado_2020.2-build_4_20210401140444.zip TE0720-test_board-vivado_2020.2-build_4_ |
|
20210217064913Linux binaries are missing boot.scr are only prepared for SD Boot | create and modifiy by your self or use 2019.2 design | Variant with 256MB DDR only(TE0720-03-1CR) | wrong netboot offset | recreate u-boot on petalinux with reduces netboot offset only | solved with 2019-03-04 update |
Requirements
Software
Page properties |
---|
|
Notes : - list of software which was used to generate the design
|
Scroll Title |
---|
anchor | Table_SW |
---|
title | Software |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Software | Version | Note |
---|
Vitis | 2020.2 | needed, Vivado is included into Vitis installation |
PetaLinux | 2020.2 | needed |
Hardware
Page properties |
---|
|
Notes : - list of software which was used to generate the design
|
Basic description of TE Board Part Files is available on TE Board Part Files.
Complete List is available on <design name>/board_files/*_board_files.csv
Design supports following modules:
Scroll Title |
---|
anchor | Table_HWM |
---|
title | Hardware Modules |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Module Model | Board Part Short Name | PCB Revision Support | DDR | QSPI Flash | EMMC | Others | Notes |
---|
TE0720-03-2IF | 2if_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | NA |
TE0720-03-2IFC3 | 2if_1gb | REV03|REV02 | 1GB | 32MB | 4GB | 2.5 mm connectors | NA |
TE0720-03-2IFC8 | 2if_1gb | REV03|REV02 | 1GB | 32MB | 32GB | NA | NA |
TE0720-03-1QF | 1qf_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | NA |
TE0720-03-1CF | 1cf_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | NA |
TE0720-03-1CFA | 1cf_1gb | REV03|REV02 | 1GB | 32MB | 8GB | NA | NA |
TE0720-03-2EF | 2ef_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | NA |
TE0720-03-1CR | 1cr_256mb | REV03|REV02 | 256MB | 32MB | NA | NA | NA |
TE0720-03-L1IF | l1if_512mb | REV03|REV02 | 512MB | 32MB | 4GB | NA | LP DDR3 |
TE0720-03-14S-1C | 14s_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | NA |
TE0720-03-1QFA | 1qf_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | Micron Flash |
TE0720-03-2IFA | 2if_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | Micron Flash |
TE0720-03-1QFL | 1qf_1gb | REV03|REV02 | 1GB | 32MB | 4GB | 2.5 mm connectors | NA |
Design supports following carriers:
Scroll Title |
---|
anchor | Table_HWC |
---|
title | Hardware Carrier |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Carrier Model | Notes |
---|
TE0701 | |
TE0703 | - See restrictions on usage with 7 Series Carriers: 4 x 5 SoM Carriers
- Used as reference carrier.
|
TE0705 | |
TE0706 | |
TEBA0841 | - See restrictions on usage with 7 Series Carriers: 4 x 5 SoM Carriers
- No SD Slot available, pins goes to Pin Header
- For TEBA0841 REV01, please contact TE support
|
John Hartfiel | - bugfix missing binaries+ boot.scr file(supports now QSPI and SD boot with image.ub on SD)
| 2021-02-17 | 2020.2 | TE0720-test_board_noprebuilt-vivado_2020.2-build_2_20210217064925.zip TE0720-test_board-vivado_2020.2-build_2_20210217064913.zip | John Hartfiel | - 2020.2 update
- add boot.scr file
- petalinux fsbl patch (beta-version)
| 2020-03-25 | 2019.2 | TE0720-test_board_noprebuilt-vivado_2019.2-build_8_20200325075220.zip TE0720-test_board-vivado_2019.2-build_8_20200325075301.zip | John Hartfiel | | 2020-01-22 | 2019.2 | TE0720-test_board-vivado_2019.2-build_3_20200122154933.zip TE0720-test_board_noprebuilt-vivado_2019.2-build_3_20200122154951.zip | John Hartfiel | - script update for linux user
| 2020-01-14 | 2019.2 | TE0720-test_board-vivado_2019.2-build_3_20200114090828.zip TE0720-test_board_noprebuilt-vivado_2019.2-build_3_20200114090837.zip | John Hartfiel | - Vitis script updates (include linux domain and prebuilt linux files for vitis)
- prebuilt binary export on selection guide
| 2019-12-18 | 2019.2 | TE0720-test_board-vivado_2019.2-build_1_20191218151902.zip TE0720-test_board_noprebuilt-vivado_2019.2-build_1_20191218152732.zip | John Hartfiel | - 2019.2 update
- Vitis support
| 2019-03-04 | 2018.3 | TE0720-test_board-vivado_2018.3-build_01_20190304100745.zip TE0720-test_board_noprebuilt-vivado_2018.3-build_01_20190304100755.zip | John Hartfiel | - update for -1CR version only (256MB DDR3)
| 2019-02-21 | 2018.3 | TE0720-test_board-vivado_2018.3-build_01_20190221125123.zip TE0720-test_board_noprebuilt-vivado_2018.3-build_01_20190221125133.zip | John Hartfiel | - TE Script update
- rework of the FSBLs
- some additional Linux features
| 2018-08-23 | 2018.2 | te0720-test_board-vivado_2018.2-build_03_20180823185142.zip te0720-test_board_noprebuilt-vivado_2018.2-build_03_20180823185158.zip | John Hartfiel | - DDR setup bugfix for l1if only
| 2018-08-13 | 2018.2 | te0720-test_board-vivado_2018.2-build_02_20180810162024.zip te0720-test_board_noprebuilt-vivado_2018.2-build_02_20180810162040.zip | John Hartfiel | - 2018.2 update
- Board Part Files rework
| 2018-04-26 | 2017.4 | te0720-test_board-vivado_2017.4-build_07_20180426144351.zip te0720-test_board_noprebuilt-vivado_2017.4-build_07_20180426144405.zip | John Hartfiel | | 2018-03-12 | 2017.4 | te0720-test_board_noprebuilt-vivado_2017.4-build_06_20180312152408.zip te0720-test_board-vivado_2017.4-build_06_20180312152419.zip | John Hartfiel | - add assembly variant
- script update
| 2018-01-09 | 2017.4 | te0720-test_board_noprebuilt-vivado_2017.4-build_02_20180109121313.zip te0720-test_board-vivado_2017.4-build_02_20180109121300.zip | John Hartfiel | - no design changes
- set EEPROM MAC with FSBL+u-boot
- FSBL for QSPI Programming
| 2017-11-27 | 2017.2 | te0720-test_board_noprebuilt-vivado_2017.2-build_05_20171127153028.zip te0720-test_board-vivado_2017.2-build_05_20171127153006.zip | John Hartfiel | - remove duplicated content
| 2017-11-20 | 2017.2 | te0720-test_board_noprebuilt-vivado_2017.2-build_05_20171122074701.zip te0720-test_board-vivado_2017.2-build_05_20171122074646.zip | John Hartfiel | |
|
|
Release Notes and Know Issues
Page properties |
---|
|
Notes :- add known Design issues and general notes for the current revision
- do not delete known issue, add fixed version time stamp if issue fixed
|
Scroll Title |
---|
anchor | Table_KI |
---|
title-alignment | center |
---|
title | Known Issues |
---|
|
Additional HW Requirements:
Scroll Title |
---|
anchor | Table_AHW |
---|
title | Additional Hardware |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default | style |
---|
widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Additional HardwareIssues | Notes |
---|
USB Cable for JTAG/UART | Check Carrier Board and Programmer for correct type | XMOD Programmer | Carrier Board dependent, only if carrier has no own FTDI |
|
Content
For general structure and of the reference design, see Project Delivery - Xilinx devices
Design Sources
Description | Workaround | To be fixed version |
---|
QSPI Flash | Programming QSPI fails with Vivado 2021.2 | use Vivado 2020.2 or 2019.2 for programming |
| TE0720-test_board_noprebuilt-vivado_2020.2-build_2_20210217064925.zip TE0720-test_board-vivado_2020.2-build_2_20210217064913.zip | Linux binaries are missing boot.scr are only prepared for SD Boot | create and modify by yourself or use 2019.2 design | solved with 2020-04-01 update | Variant with 256MB DDR only(TE0720-03-1CR) | wrong netboot offset | recreate u-boot on petalinux with reduced netboot offset only | solved with 2019-03-04 update |
|
Requirements
Software
Page properties |
---|
|
Notes : - list of software which was used to generate the design
|
Scroll Title |
---|
anchor | Table_SW |
---|
title-alignment | center |
---|
title | Software |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
|
|
Scroll Title |
---|
anchor | Table_DS |
---|
title | Design sources |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
TypeLocationNotesVivado | <design name>/block_design <design name>/constraints <design name>/ip_lib | Vivado Project will be generated by TE Scripts | Vitis | <design name>/sw_lib | Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation | PetaLinux | <design name>/os/petalinux | PetaLinux template with current configuration | |
Additional Sources
Scroll Title |
---|
anchor | Table_ADS |
---|
title | Additional design sources |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Type | Location | Notes |
---|
init.sh | <design name>/sd/ | Additional Initialization Script for Linux |
Prebuilt
Vitis | 2023.2 | needed, Vivado is included into Vitis installation | PetaLinux | 2023.2 | needed |
|
Hardware
Page properties |
---|
|
Notes : - list of hardware which was used to generate the design
- mark the module and carrier board, which was used tested with an *
|
Basic description of TE Board Part Files is available on TE Board Part Files.Complete List is available on "<project folder>\board_files\*_board_files.csv"
Design supports following modules:
Expand |
---|
|
Page properties |
---|
|
Notes :
prebuilt filesTemplate Table: |
PFHWM | title-alignment | center |
---|
title |
---|
| Prebuilt files | Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
|
| style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
|
---|
File | File-Extension | Description |
---|
BIF-File | *.bif | File with description to generate Bin-File |
BIN-File | *.bin | Flash Configuration File with Boot-Image (Zynq-FPGAs) |
BIT-File | *.bit | FPGA (PL Part) Configuration File |
Boot Source | *.scr | Distro Boot file |
DebugProbes-File | *.ltx | Definition File for Vivado/Vivado Labtools Debugging Interface |
Debian SD-Image | *.img | Debian Image for SD-Card |
Diverse Reports | --- | Report files in different formats |
Hardware-Platform-Specification-Files | *.xsa | Exported Vivado Hardware Specification for Vitis and PetaLinux |
LabTools Project-File | *.lpr | Vivado Labtools Project File |
MCS-File | *.mcs | Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only) |
MMI-File | *.mmi | File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only) |
OS-Image | *.ub | Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk) |
Software-Application-File | *.elf | Software Application for Zynq or MicroBlaze Processor Systems |
SREC-File | *.srec | Converted Software Application for MicroBlaze Processor Systems |
Scroll Title |
---|
anchor | Table_PF |
---|
title | Prebuilt files (only on ZIP with prebult content) |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
File | File-Extension | Description |
---|
BIF-File | *.bif | File with description to generate Bin-File |
BIT-File | *.bit | FPGA (PL Part) Configuration File |
Boot Source | *.scr | Distro Boot file |
DebugProbes-File | *.ltx | Definition File for Vivado/Vivado Labtools Debugging Interface |
Diverse Reports | --- | Report files in different formats |
Hardware-Platform-Specification-Files | *.xsa | Exported Vivado Hardware Specification for Vitis and PetaLinux |
LabTools Project-File | *.lpr | Vivado Labtools Project File |
OS-Image | *.ub | Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk) |
Software-Application-File | *.elf | Software Application for Zynq or MicroBlaze Processor Systems |
Download
Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.
Reference Design is available on:
Design Flow
Note |
---|
Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch. |
Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.
See also:
The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.
TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality
- _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:
Image Removed - Press 0 and enter to start "Module Selection Guide"
- (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x:\<design name>)
- Create Project (follow instruction of the product selection guide), settings file will be configured automatically during this process
- (optional for manual changes) Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"
Note: Select correct one, see also TE Board Part Files
- Create XSA and export to prebuilt folder
- Run on Vivado TCL: TE::hw_build_design -export_prebuilt
Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
- Create Linux (uboot.elf, boot.src and image.ub) with exported XSA
- XSA is exported to "prebuilt\hardware\<short name>"
Note: HW Export from Vivado GUI create another path as default workspace. - Create Linux images on VM, see PetaLinux KICKstart
- Use TE Template from /os/petalinux
- Add Linux files (uboot.elf and image.ub) to prebuilt folder
- "prebuilt\os\petalinux\<ddr size>" or "prebuilt\os\petalinux\<short name>"
Notes: Scripts select "prebuilt\os\petalinux\<short name>", if exist, otherwise "prebuilt\os\petalinux\<DDR size>" of the selected device
- Generate Programming Files with Vitis
- Run on Vivado TCL: TE::sw_run_vitis -all
Note: Depending of PC performance this can take several minutes. Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv" and open Vitis - (alternative) Start Vitis with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_vitis
Note: TCL scripts generate also platform project, this must be done manuelly in case GUI is used. See Vitis
Launch
Programming
Page properties |
---|
|
Note: - Programming and Startup procedure
|
Note |
---|
Check Module and Carrier TRMs for proper HW configuration before you try any design. |
Xilinx documentation for programming and debugging: Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging
Get prebuilt boot binaries
- _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell
- Press 0 and enter to start "Module Selection Guide"
- Select assembly version
- Validate selection
- Select Create and open delivery binary folder
Note: Folder (<project foler>/_binaries_<Artikel Name>) with subfolder (boot_<app name>) for different applications will be generated
QSPI
Optional for Boot.bin on QSPI Flash and image.ub on SD.
- Connect JTAG and power on carrier with module
- Open Vivado Project with "vivado_open_existing_project_guimode.cmd" or if not created, create with "vivado_create_project_guimode.cmd"
- Type on Vivado TCL Console: TE::pr_program_flash_binfile -swapp u-boot
Note: To program with SDK/Vivado GUI, use special FSBL (zynq_fsbl_flash) on setup
optional "TE::pr_program_flash_binfile -swapp hello_te0720" possible - Copy image.ub on SD-Card
- use files from (<project foler>/_binaries_<Articel Name>)/boot_linux from generated binary folder,see: Get prebuilt boot binaries
- or use prebuilt file location, see <design_name>/prebuilt/readme_file_location.txt
- Insert SD-Card
SD
- Copy image.ub, boot.scr and Boot.bin on SD-Card.
- use files from (<project foler>/_binaries_<Articel Name>)/boot_linux from generated binary folder,see: Get prebuilt boot binaries
- or use prebuilt file location, see <design_name>/prebuilt/readme_file_location.txt
- Set Boot Mode to SD-Boot.
- Depends on Carrier, see carrier TRM.
- Insert SD-Card in SD-Slot.
JTAG
Not used on this Example.
Usage
- Prepare HW like described on section 68616214
- Connect UART USB (most cases same as JTAG)
- Select SD Card as Boot Mode (or QSPI - depending on step 1)
Note: See TRM of the Carrier, which is used. - Power On PCB
Note: 1. Zynq Boot ROM loads FSBL from SD into OCM, 2. FSBL loads U-boot from SD into DDR, 3. U-boot load Linux from SD into DDR
Linux
- Open Serial Console (e.g. putty)
- Speed: 115200
- COM Port: Win OS, see device manager, Linux OS see dmesg |grep tty (UART is *USB1)
- Linux Console:
Note: Wait until Linux boot finished For Linux Login use:
- User Name: root
- Password: root
- You can use Linux shell now.
- I2C 0 Bus type: i2cdetect -y -r 0
- I2C 1 Bus type: i2cdetect -y -r 1
- RTC check: dmesg | grep rtc
- ETH0 works with udhcpc
- USB: insert USB device
- Option Features
- Webserver to get access to Zynq
- insert IP on web browser to start web interface
- init.sh scripts
- add init.sh script on SD, content will be load automatically on startup (template included in ./misc/SD)
Vivado HW Manager
Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder
Scroll Title |
---|
anchor | Figure_VHM |
---|
title | Vivado Hardware Manager |
---|
|
Image Removed |
System Design - Vivado
Block Design
Scroll Title |
---|
anchor | Figure_BD |
---|
title | Block Design |
---|
|
Image Removed |
PS Interfaces
Type | Note |
---|
DDR | --- |
QSPI | MIO |
ETH0 | MIO |
USB0 | MIO |
SD0 | MIO |
SD1 | MIO |
UART0 | MIO |
UART1 | MIO |
I2C0 | MIO |
I2C1 | EMIO |
GPIO | MIO |
TTC0..1 | EMIO |
WDT | EMIO |
Constrains
Basic module constrains
Code Block |
---|
language | ruby |
---|
title | _i_bitgen_common.xdc |
---|
|
#
# Common BITGEN related settings for TE0720 SoM
#
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design |
Code Block |
---|
language | ruby |
---|
title | _i_common.xdc |
---|
|
#
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [current_design] |
Design specific constrain
Code Block |
---|
language | ruby |
---|
title | _i_TE0720-SC.xdc |
---|
|
#
# Constraints for System controller support logic
#
set_property PACKAGE_PIN K16 [get_ports PL_pin_K16]
set_property PACKAGE_PIN K19 [get_ports PL_pin_K19]
set_property PACKAGE_PIN K20 [get_ports PL_pin_K20]
set_property PACKAGE_PIN L16 [get_ports PL_pin_L16]
set_property PACKAGE_PIN M15 [get_ports PL_pin_M15]
set_property PACKAGE_PIN N15 [get_ports PL_pin_N15]
set_property PACKAGE_PIN N22 [get_ports PL_pin_N22]
set_property PACKAGE_PIN P16 [get_ports PL_pin_P16]
set_property PACKAGE_PIN P22 [get_ports PL_pin_P22]
#
# If Bank 34 is not 3.3V Powered need change the IOSTANDARD
#
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_P22]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_P16]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_N22]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_N15]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_M15]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_L16]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_K20]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_K19]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_K16] |
Software Design - Vitis
For SDK project creation, follow instructions from:
Vitis
Application
Module Model | Board Part Short Name | PCB Revision Support | DDR | QSPI Flash | EMMC | Others | Notes |
---|
TE0720-03-1CF* | 1cf_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | NA | TE0720-03-14S-1C | 14s_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | NA | TE0720-03-1CFA | 1cf_1gb | REV03|REV02 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-1CR | 1cr_256mb | REV03|REV02 | 256MB | 32MB | NA | NA | NA | TE0720-03-1QF | 1qf_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | NA | TE0720-03-1QFA | 1qf_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | NA | TE0720-03-1QFL | 1qf_1gb | REV03|REV02 | 1GB | 32MB | 4GB | 2.5 mm connectors | low profile | TE0720-03-1QFY | 1qf_1gb | REV03 | 1GB | 32MB | 4GB | NA | no RTC | TE0720-03-2IF | 2if_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | NA | TE0720-03-2IFA | 2if_1gb | REV03|REV02 | 1GB | 32MB | 4GB | NA | NA | TE0720-03-2IFC3 | 2if_1gb | REV03|REV02 | 1GB | 32MB | 4GB | 2.5 mm connectors | low profile | TE0720-03-2IFC8 | 2if_1gb | REV03|REV02 | 1GB | 32MB | 32GB | NA | NA | TE0720-03-31C33FA | 14s_1gb | REV03 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-31C33MA | 14s_1gb | REV03 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-61C33FA | 1cf_1gb | REV03 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-61C33MA | 1cf_1gb | REV03 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-61C33MAS | 1cf_1gb | REV03 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-61C33MAY | 1cf_1gb | REV03 | 1GB | 32MB | 8GB | NA | no RTC | TE0720-03-61C530A | 1cr_256mb | REV03 | 256MB | 32MB | NA | NA | NA | TE0720-03-61Q33FA | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-61Q33FAE | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-61Q33FL | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | 2.5 mm connectors | low profile | TE0720-03-61Q33MA | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-61Q33MAY | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | NA | no RTC | TE0720-03-61Q33ML | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | 2.5 mm connectors | low profile | TE0720-03-61Q42GA | 1qf_256mb | REV03 | 256MB | 32MB | 32GB | NA | NA | TE0720-03-61Q42GAY | 1qf_256mb | REV03 | 256MB | 32MB | 32GB | NA | no RTC | TE0720-03-61Q43FA | 1qf_256mb | REV03 | 256MB | 32MB | 8GB | NA | NA | TE0720-03-61Q43GA | 1qf_256mb | REV03 | 256MB | 32MB | 32GB | NA | NA | TE0720-03-61Q43MA | 1qf_256mb | REV03 | 256MB | 32MB | 8GB | NA | automotive Zynq and DDR | TE0720-03-61Q86KL | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | NA | Automotive DDR and QSPI | TE0720-03-62I12GA | 2if_1gb | REV03 | 1GB | 32MB | 32GB | NA | NA | TE0720-03-62I320M | 2if_1gb | REV03 | 1GB | 32MB | NA | NA | CAO: no Eth, USB, RTC, VBAT, CryptoKey | TE0720-03-62I33-V1 | 2if_1gb | REV03 | 1GB | 32MB | NA | NA | NA | TE0720-03-62I330M | 2if_1gb | REV03 | 1GB | 32MB | NA | NA | CAO: no Eth, USB, RTC, VBAT, CryptoKey | TE0720-03-62I33FA | 2if_1gb | REV03 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-62I33FL | 2if_1gb | REV03 | 1GB | 32MB | 8GB | 2.5 mm connectors | low profile | TE0720-03-62I33GA | 2if_1gb | REV03 | 1GB | 32MB | 32GB | NA | NA | TE0720-03-62I33MA | 2if_1gb | REV03 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-62I33MAN | 2if_1gb | REV03 | 1GB | 32MB | 8GB | NA | NA | TE0720-03-62I33MAY | 2if_1gb | REV03 | 1GB | 32MB | 8GB | NA | no RTC | TE0720-03-62I33ML | 2if_1gb | REV03 | 1GB | 32MB | 8GB | 2.5 mm connectors | low profile | TE0720-03-62I33NA | 2if_1gb | REV03 | 1GB | 32MB | 32GB | NA | NA | TE0720-03-64I63FA | l1if_512mb | REV03 | 512MB | 32MB | 8GB | NA | LP DDR3 | TE0720-03-L1IF | l1if_512mb | REV03|REV02 | 512MB | 32MB | 4GB | NA | LP DDR3 | TE0720-03-S006C1 | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO | TE0720-03-S007C1 | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO | TE0720-03-S008C1 | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO | TE0720-03-S009C1 | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO | TE0720-03-S010 | 1qf_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO | TE0720-03-S011 | 2if_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO: no ETH | TE0720-03-S012 | 2if_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO | TE0720-03-S013 | 1cf_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO | TE0720-03-S014 | 2if_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO | TE0720-03-S016 | 1cr_256mb | REV03 | 256MB | 32MB | NA | NA | CAO: no RTC | TE0720-03-S017 | 2if_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO: no RTC | TE0720-03-S020 | 2if_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO | TE0720-03-S032 | 2if_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-31C33MA | 14s_1gb | REV04 | 1GB | 32MB | 8GB | NA | NA | TE0720-04-61C33MA | 1cf_1gb | REV04 | 1GB | 32MB | 8GB | NA | NA | TE0720-04-61C530A | 1cr_256mb | REV04 | 256MB | 32MB | NA | NA | NA | TE0720-04-61Q33MA | 1qf_1gb | REV04 | 1GB | 32MB | 8GB | NA | NA | TE0720-04-61Q33ML | 1qf_1gb | REV04 | 1GB | 32MB | 8GB | 2.5 mm connectors | low profile | TE0720-04-61Q43MA | 1qf_256mb | REV04 | 256MB | 32MB | 8GB | NA | automotive Zynq and DDR | TE0720-04-61Q86PL | 1qf_1gb | REV04 | 1GB | 32MB | 8GB | NA | Automotive DDR and QSPI | TE0720-04-62I33MA | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | NA | TE0720-04-62I33MAN | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | NA | TE0720-04-62I33ML | 2if_1gb | REV04 | 1GB | 32MB | 8GB | 2.5 mm connectors | low profile | TE0720-04-62I33NA | 2if_1gb | REV04 | 1GB | 32MB | 32GB | NA | NA | TE0720-04-64I63MA | l1if_512mb | REV04 | 512MB | 32MB | 8GB | NA | LP DDR3 | TE0720-04-S001C1 | 1qf_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S007C1 | 1qf_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S016 | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S019 | 1cf_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S022 | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S023 | 2if_1gb | REV03 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S025 | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S026 | 2ef_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S027 | 2if_1gb | REV04 | 1GB | 32MB | 8GB | 2.5 mm connectors | CAO and low profile | TE0720-04-S028 | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S029 | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S030 | 2if_1gb | REV04 | 1GB | 32MB | 32GB | NA | CAO | TE0720-04-S031 | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S032 | 1qf_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S033 | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S034 | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S035 | 1cf_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S036 | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO | TE0720-04-S037 | 2if_1gb | REV04 | 1GB | 32MB | 8GB | NA | CAO |
*used as reference |
|
Design supports following carriers:
Scroll Title |
---|
anchor | Table_HWC |
---|
title-alignment | center |
---|
title | Hardware Carrier |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Carrier Model | Notes |
---|
TE0701 | | TE0703* | - See restrictions on usage with 7 Series Carriers: 4 x 5 SoM Carriers
- Used as reference carrier.
| TE0705 | | TE0706 | | TEBA0841 | - See restrictions on usage with 7 Series Carriers: 4 x 5 SoM Carriers
- No SD Slot available, pins goes to Pin Header
- For TEBA0841 REV01, please contact TE support
|
*used as reference |
Additional HW Requirements:
Scroll Title |
---|
anchor | Table_AHW |
---|
title-alignment | center |
---|
title | Additional Hardware |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Additional Hardware | Notes |
---|
USB Cable for JTAG/UART | Check Carrier Board and Programmer for correct type | XMOD Programmer | Carrier Board dependent, only if carrier has no own FTDI |
|
Content
For general structure and usage of the reference design, see Project Delivery - AMD devices
Design Sources
Scroll Title |
---|
anchor | Table_DS |
---|
title-alignment | center |
---|
title | Design sources |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Type | Location | Notes |
---|
Vivado | <project folder>\block_design <project folder>\constraints <project folder>\ip_lib <project folder>\board_files | Vivado Project will be generated by TE Scripts | Vitis | <project folder>\sw_lib | Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation | PetaLinux | <project folder>\os\petalinux | PetaLinux template with current configuration |
|
Additional Sources
Scroll Title |
---|
anchor | Table_ADS |
---|
title-alignment | center |
---|
title | Additional design sources |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Type | Location | Notes |
---|
init.sh | <project folder>\misc\sd\ | Additional Initialization Script for Linux |
|
Prebuilt
Page properties |
---|
|
Notes : - prebuilt files
- Template Table:
Scroll Title |
---|
anchor | Table_PF |
---|
title-alignment | center |
---|
title | Prebuilt files |
---|
| Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
File | File-Extension | Description |
---|
BIF-File | *.bif | File with description to generate Bin-File | BIN-File | *.bin | Flash Configuration File with Boot-Image (Zynq-FPGAs) | BIT-File | *.bit | FPGA (PL Part) Configuration File | Boot Script-File | *.scr | Distro Boot Script file | DebugProbes-File | *.ltx | Definition File for Vivado/Vivado Labtools Debugging Interface | Debian SD-Image | *.img | Debian Image for SD-Card | Diverse Reports | --- | Report files in different formats | Device Tree | *.dts | Device tree (2 possible, one for u-boot and one for linux) | Hardware-Platform-Description-File | *.xsa | Exported Vivado hardware description file for Vitis and PetaLinux | LabTools Project-File | *.lpr | Vivado Labtools Project File | MCS-File | *.mcs | Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only) | MMI-File | *.mmi | File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only) | OS-Image | *.ub | Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk) | Software-Application-File | *.elf | Software Application for Zynq or MicroBlaze Processor Systems | SREC-File | *.srec | Converted Software Application for MicroBlaze Processor Systems |
|
|
Scroll Title |
---|
anchor | Table_PF |
---|
title-alignment | center |
---|
title | Prebuilt files (only on ZIP with prebult content) |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
File | File-Extension | Description |
---|
BIF-File | *.bif | File with description to generate Bin-File | BIN-File | *.bin | Flash Configuration File with Boot-Image (Zynq-FPGAs) | BIT-File | *.bit | FPGA (PL Part) Configuration File | Boot Script-File | *.scr | Distro Boot Script file | DebugProbes-File | *.ltx | Definition File for Vivado/Vivado Labtools Debugging Interface | Diverse Reports | --- | Report files in different formats | Device Tree | *.dts | Device tree (2 possible, one for u-boot and one for linux) | Hardware-Platform-Description-File | *.xsa | Exported Vivado hardware description file for Vitis and PetaLinux | LabTools Project-File | *.lpr | Vivado Labtools Project File | OS-Image | *.ub | Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk) | Software-Application-File | *.elf | Software Application for Zynq or MicroBlaze Processor Systems |
|
Download
Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.
Reference Design is available on:
Design Flow
Scroll Ignore |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
|
|
Note |
---|
Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch. |
Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.See also:
The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.
TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality
Note |
---|
Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>") |
Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:
Code Block |
---|
language | bash |
---|
theme | Midnight |
---|
title | _create_win_setup.cmd/_create_linux_setup.sh |
---|
|
------------------------Set design paths----------------------------
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
--------------------------------------------------------------------
-------------------------TE Reference Design---------------------------
--------------------------------------------------------------------
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g) Install Board Files from Xilinx Board Store (beta)
-- (a) Start design with unsupported Vivado Version (beta)
-- (x) Exit Batch (nothing is done!)
----
Select (ex.:'0' for module selection guide): |
- Press 0 and enter to start "Module Selection Guide"
- Createproject and follow instructions of the product selection guide, settings file will be configured automatically during this process.
Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder
Code Block |
---|
language | py |
---|
theme | Midnight |
---|
title | run on Vivado TCL (Script generates design and export files into "<project folder>\prebuilt\hardware\<short name>") |
---|
|
TE::hw_build_design -export_prebuilt |
Info |
---|
Using Vivado GUI is the same, except file export to prebuilt folder. |
- Create and configure your PetaLinux project with exported .xsa-file, see PetaLinux KICKstart
- use TE Template from "<project folder>\os\petalinux"
use exported .xsa file from "<project folder>\prebuilt\hardware\<short name>" . Note: HW Export from Vivado GUI creates another path as default workspace.
The build images are located in the "<plnx-proj-root>/images/linux" directory
Configure the boot.scr file as needed, see Distro Boot with Boot.scr
- Generate Programming Files with Vitis (recommended)
- Copy PetaLinux build image files to prebuilt folder
- Generate Programming Files with Vitis
Code Block |
---|
language | py |
---|
theme | Midnight |
---|
title | run on Vivado TCL (Script generates applications and bootable files, which are defined in "test_board\sw_lib\apps_list.csv") |
---|
|
TE::sw_run_vitis -all
TE::sw_run_vitis (optional; Start Vitis from Vivado GUI or start with TE Scripts on Vivado TCL) |
Note |
---|
TCL scripts generate also platform project, this must be done manually in case GUI is used. See Vitis |
- Generate Programming Files with Petalinux (alternative), see PetaLinux KICKstart
Launch
Scroll Ignore |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
|
|
Page properties |
---|
|
Note: - Programming and Startup procedure
|
Programming
Note |
---|
Check Module and Carrier TRMs for proper HW configuration before you try any design. Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch. |
Xilinx documentation for programming and debugging: Vivado/Vitis/SDSoC-Xilinx Software Programming and DebuggingGet prebuilt boot binaries
- Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell
- Press 0 and enter to start "Module Selection Guide"
- Select assembly version
- Validate selection
Select create and open delivery binary folder
Info |
---|
Note: Folder "<project folder>\_binaries_<Article Name>" with subfolder "boot_<app name>" for different applications will be generated |
QSPI-Boot mode
Option for Boot.bin on QSPI Flash and image.ub and boot.scr on SD or USB.
- Connect JTAG and power on carrier with module
Open Vivado Project with "vivado_open_existing_project_guimode.cmd" or if not created, create with "vivado_create_project_guimode.cmd"
Code Block |
---|
language | py |
---|
theme | Midnight |
---|
title | run on Vivado TCL (Script programs BOOT.bin on QSPI flash) |
---|
|
TE::pr_program_flash -swapp u-boot
TE::pr_program_flash -swapp hello_te0720 (optional) |
Note |
---|
To program with Vitis/Vivado GUI, use special FSBL (fsbl_flash) on setup |
- Copy image.ub and boot.scr on SD or USB
- use files from "<project folder>\_binaries_<Article Name>\boot_linux" from generated binary folder,see: Get prebuilt boot binaries
- or use prebuilt file location, see "<project folder>\prebuilt\file_location.txt"
- Set Boot Mode to QSPI-Boot and insert SD or USB.
- Depends on Carrier, see carrier TRM.
SD-Boot mode
- Copy image.ub, boot.src and Boot.bin on SD
- use files from "<project folder>\_binaries_<Article Name>\boot_linux" from generated binary folder, see: Get prebuilt boot binaries
- or use prebuilt file location, see "<project folder>\prebuilt\file_location.txt"
- Set Boot Mode to SD-Boot.
- Depends on Carrier, see carrier TRM.
- Insert SD-Card in SD-Slot.
JTAG
Not used on this Example.
Usage
- Prepare HW like described on section Programming
- Connect UART USB (most cases same as JTAG)
Select SD Card as Boot Mode (or QSPI - depending on step 1)
Info |
---|
Note: See TRM of the Carrier, which is used. |
Tip |
---|
Starting with Petalinux version 2020.1, the industry standard "Distro-Boot" boot flow for U-Boot was introduced, which significantly expands the possibilities of the boot process and has the primary goal of making booting much more standardised and predictable. The boot options described above describe the common boot processes for this hardware; other boot options are possible. For more information see Distro Boot with Boot.scr |
Power On PCB
Expand |
---|
|
1. Zynq Boot ROM loads FSBL from SD/QSPI into OCM, 2. FSBL init PS, programs PL using the bitstream and loads U-boot from SD into DDR, 3. U-boot loads Linux (image.ub) from SD/QSPI/... into DDR |
Page properties |
---|
|
This step depends on Xilinx Device/Hardware for Zynq-7000 series 1. Zynq Boot ROM loads FSBL from SD/QSPI into OCM, 2. FSBL init the PS, programs the PL using the bitstream and loads U-boot from SD/QSPI into DDR, 3. U-boot loads Linux (image.ub) from SD/QSPI/... into DDR
for ZynqMP 1. ZynqMP Boot ROM FSBL from QSPI into OCM, 2. FSBL init the PS, programs the PL using the bitstream and loads PMU, ATF and U-boot from SD/QSPI into DDR, 3. U-boot loads Linux (image.ub) from SD/QSPI/... into DDR
for Microblaze with Linux
1. FPGA Loads Bitfile from Flash, 2. MCS Firmware configure SI5338 and starts Microblaze, (only if mcs is available) 3. SREC Bootloader from Bitfile Firmware loads U-Boot into DDR (This takes a while), 4. U-boot loads Linux from QSPI Flash into DDR
for native FPGA
... |
Linux
- Open Serial Console (e.g. putty)
- Speed: 115200
select COM Port
Info |
---|
Win OS, see device manager, Linux OS see dmesg |grep tty (UART is *USB1) |
Linux Console:
Code Block |
---|
language | bash |
---|
theme | Midnight |
---|
title | (can be skipped with config auto login in petalinux) |
---|
|
# password disabled
petalinux login: root
Password: root |
Info |
---|
Note: Wait until Linux boot finished |
You can use Linux shell now.
Code Block |
---|
language | bash |
---|
theme | Midnight |
---|
|
i2cdetect -y -r 0 (check I2C 0 Bus)
i2cdetect -y -r 1 (check I2C 1 Bus)
dmesg | grep rtc (RTC check)
udhcpc (ETH0 check)
lsusb (USB check) |
- Option Features
- Webserver to get access to Zynq
- insert IP on web browser to start web interface
- init.sh scripts
- add init.sh script on SD, content will be load automatically on startup (template is included in "<project folder>\misc\SD")
Vivado HW Manager
Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder)Monitoring: PHY LED
Scroll Title |
---|
Image Added |
System Design - Vivado
Scroll Ignore |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
|
|
Block Design
Scroll Title |
---|
|
Image Added |
PS Interfaces
Activated interfaces:
Scroll Title |
---|
anchor | Table_PSI |
---|
title-alignment | center |
---|
title | PS Interfaces |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Type | Note |
---|
DDR | --- | QSPI | MIO | SD0 | MIO | SD1 | MIO | I2C0 | MIO | I2C1 | EMIO | UART0 | MIO | UART1 | MIO | GPIO | MIO | SWDT | EMIO | TTC0..1 | EMIO | ETH0 | MIO | USB0 | MIO |
|
Constraints
Basic module constraints
Code Block |
---|
language | ruby |
---|
title | _i_bitgen_common.xdc |
---|
|
#
# Common BITGEN related settings for TE0720 SoM
#
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design] |
Code Block |
---|
language | ruby |
---|
title | _i_common.xdc |
---|
|
#
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [current_design] |
Design specific constraints
Code Block |
---|
language | ruby |
---|
title | _i_TE0720-SC.xdc |
---|
|
#
# Constraints for System controller support logic
#
set_property PACKAGE_PIN K16 [get_ports PL_pin_K16]
set_property PACKAGE_PIN K19 [get_ports PL_pin_K19]
set_property PACKAGE_PIN K20 [get_ports PL_pin_K20]
set_property PACKAGE_PIN L16 [get_ports PL_pin_L16]
set_property PACKAGE_PIN M15 [get_ports PL_pin_M15]
set_property PACKAGE_PIN N15 [get_ports PL_pin_N15]
set_property PACKAGE_PIN N22 [get_ports PL_pin_N22]
set_property PACKAGE_PIN P16 [get_ports PL_pin_P16]
set_property PACKAGE_PIN P22 [get_ports PL_pin_P22]
#
# If Bank 34 is not 3.3V Powered need change the IOSTANDARD
#
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_P22]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_P16]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_N22]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_N15]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_M15]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_L16]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_K20]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_K19]
set_property IOSTANDARD LVCMOS33 [get_ports PL_pin_K16] |
Software Design - Vitis
Scroll Ignore |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
|
|
For Vitis project creation, follow instructions from:
Vitis
Application
Page properties |
---|
|
---------------------------------------------------------- FPGA Example ---------------------------------------------------------- scuMCS Firmware to configure SI5338 and Reset System. srec_spi_bootloaderTE modified 2023.2 SREC Bootloader to load app or second bootloader from flash into DDR Descriptions: - Modified Files: blconfig.h, bootloader.c
- Changes:
- Add some console outputs and changed bootloader read address.
- Add bugfix for 2018.2 qspi flash
xilisf_v5_11TE modified 2023.2 xilisf_v5_11 - Changed default Flash type to 5.
---------------------------------------------------------- Zynq Example: ---------------------------------------------------------- fsblTE modified 2023.2 FSBL General: Module Specific: - Add Files: all TE Files start with te_*
- READ MAC from EEPROM and make Address accessible by UBOOT (need copy defines on uboot platform-top.h)
- CPLD access
- Read CPLD Firmware and SoC Type
- Configure Marvell PHY
---------------------------------------------------------- ZynqMP Example: ---------------------------------------------------------- zynqmp_fsblTE modified 2023.2 FSBL General: - Modified Files: xfsbl_main.c, xfsbl_hooks.h/.c, xfsbl_board.h/.c (search for 'TE Mod' on source code)
- Add Files: te_xfsbl_hooks.h/.c (for hooks and board)
- General Changes:
- Display FSBL Banner and Device Name
Module Specific: - Add Files: all TE Files start with te_*
- Si5338 Configuration
- ETH+OTG Reset over MIO
zynqmp_pmufwXilinx default PMU firmware. ---------------------------------------------------------- General Example: ---------------------------------------------------------- hello_te0820Hello TE0820 is a Xilinx Hello World example as endless loop instead of one console output. u-bootU-Boot.elf is generated with PetaLinux. Vitis is used to generate Boot.bin. |
Template location: "<project folder>\sw_lib\sw_apps\"fsbl
TE modified 2023.2 FSBL
General:
Module Specific:
- Add Files: all TE Files start with te_*
- READ MAC from EEPROM and make Address accessible by UBOOT (need copy defines on uboot platform-top.h)
- CPLD access
- Read CPLD Firmware and SoC Type
- Configure Marvell PHY
- USB PHY Reset
- Configure LED usage
hello_te0720
Hello TE0720 is a Xilinx Hello World example as endless loop instead of one console output.
u-boot
U-Boot.elf is generated with PetaLinux. Vitis is used to generate Boot.bin.
Software Design - PetaLinux
Scroll Ignore |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
|
|
For PetaLinux installation and project creation, follow instructions from:
Config
Start with petalinux-config or petalinux-config --get-hw-description
Changes:
- CONFIG_SUBSYSTEM_SERIAL_PS7_UART_0_SELECT=y
- CONFIG_SUBSYSTEM_SERIAL_IP_NAME="ps7_uart_0"
- CONFIG_SUBSYSTEM_FSBL_SERIAL_PS7_UART_0_SELECT=y
- # CONFIG_SUBSYSTEM_FSBL_SERIAL_PS7_UART_1_SELECT is not set
- CONFIG_SUBSYSTEM_SERIAL_FSBL_IP_NAME="ps7_uart_0"
- CONFIG_SUBSYSTEM_MEMORY_PS7_DDR_0_BANKLESS_U__BOOT_TEXTBASE_OFFSET=0x100000
- add new flash partition for bootscr and sizing
- CONFIG_SUBSYSTEM_FLASH_PS7_QSPI_0_BANKLESS_PART0_SIZE=0x0100000
- CONFIG_SUBSYSTEM_FLASH_PS7_QSPI_0_BANKLESS_PART1_SIZE=0x1400000
- CONFIG_SUBSYSTEM_FLASH_PS7_QSPI_0_BANKLESS_PART2_SIZE=0x0020000
- CONFIG_SUBSYSTEM_FLASH_PS7_QSPI_0_BANKLESS_PART3_NAME="bootscr"
- CONFIG_SUBSYSTEM_FLASH_PS7_QSPI_0_BANKLESS_PART3_SIZE=0x40000
- Identification
- CONFIG_SUBSYSTEM_HOSTNAME="Trenz"
- CONFIG_SUBSYSTEM_PRODUCT="TE0720"
Note: for variants with 256MB DDR only, change NET Boot Address to 0x8000000 on boot.src file
U-Boot
Start with petalinux-config -c u-boot
Changes:
- MAC from eeprom together with uboot and device tree settings:
- CONFIG_ENV_OVERWRITE=y
- CONFIG_PREBOOT="echo U-BOOT for petalinux;echo Importing env from FSBL shared area at 0xFFFFFC00;if test *0xFFFFFC00 == 0xCAFEBABE;then echo Found valid magic; env import -t 0xFFFFFC04; fi;setenv preboot; echo;"
- Boot Modes:
- CONFIG_QSPI_BOOT=y
- CONFIG_SD_BOOT=y
- CONFIG_BOOT_SCRIPT_OFFSET=0x1520000
(Calculate the start address of partition 3 "bootscr" in the QSPI flash. To do this, add the sizes of partitions 0, 1 and 2 together)
- Identification
- CONFIG_IDENT_STRING=" TE0720"
Device Tree
Code Block |
---|
language | js |
---|
title | Device Tree (system-user.dtsi in device-tree and uboot-device-tree) |
---|
|
/include/ "system-conf.dtsi"
/ {
};
/* bugfix */
/* Uncomment on usage with single core variant only */
/*
&amba {
ptm@f889d000 {
cpu = <&cpu0>;
};
};
*/
/* default */
/*------------------ QSPI PHY --------------------*/
&qspi {
#address-cells = <1>;
#size-cells = <0>;
status = "okay";
flash0: flash@0 {
compatible = "jedec,spi-nor";
reg = <0x0>;
#address-cells = <1>;
#size-cells = <1>;
spi-rx-bus-width = <4>;
spi-tx-bus-width = <4>;
spi-max-frequency = <90000000>;
};
};
/* |
Page properties |
---|
|
---------------------------------------------------------- FPGA Example todo.. ---------------------------------------------------------- Zynq Example: zynq_fsblTE modified 2018.3 FSBL General: Module Specific: - Add Files: all TE Files start with te_*
- READ MAC from EEPROM and make Address accessible by UBOOT (need copy defines on uboot platform-top.h)
- CPLD access
- Read CPLD Firmware and SoC Type
- Configure Marvell PHY
zynq_fsbl_flashTE modified 2018.3 FSBL General: - Modified Files: main.c
- General Changes:
- Display FSBL Banner
- Set FSBL Boot Mode to JTAG
- Disable Memory initialisation
ZynqMP Example: ---------------------------------------------------------- zynqmp_fsblTE modified 2018.3 FSBL General: - Modified Files: xfsbl_main.c, xfsbl_hooks.h/.c, xfsbl_board.h/.c(search for 'TE Mod' on source code)
- Add Files: te_xfsbl_hooks.h/.c (for hooks and board)\n\
- General Changes:
- Display FSBL Banner and Device Name
Module Specific: - Add Files: all TE Files start with te_*
- Si5338 Configuration
- ETH+OTG Reset over MIO
zynqmp_fsbl_flashTE modified 2018.3 FSBL General: - Modified Files: xfsbl_initialisation.c, xfsbl_hw.h, xfsbl_handoff.c, xfsbl_main.c
- General Changes:
- Display FSBL Banner
- Set FSBL Boot Mode to JTAG
- Disable Memory initialisation
zynqmp_pmufwXilinx default PMU firmware. ----------------------------------- ETH PHY ---------------- -------General Example: hello_te0820Hello TE0820 is a Xilinx Hello World example as endless loop instead of one console output. u-bootU-Boot.elf is generated with PetaLinux. SDK/HSI is used to generate Boot.bin. |
Template location: ./sw_lib/sw_apps/
zynq_fsbl
TE modified 2020.2 FSBL
General:
Module Specific:
- Add Files: all TE Files start with te_*
- READ MAC from EEPROM and make Address accessible by UBOOT (need copy defines on uboot platform-top.h)
- CPLD access
- Read CPLD Firmware and SoC Type
- Configure Marvell PHY
- USB PHY Reset
- Configure LED usage
zynq_fsbl_flash
TE modified 2020.2 FSBL
General:
- Modified Files: main.c
- General Changes:
- Display FSBL Banner
- Set FSBL Boot Mode to JTAG
- Disable Memory initialisation
hello_te0720
Hello World App in Endless loop.
u-boot
U-Boot.elf is generated with PetaLinux. SDK/HSI is used to generate Boot.bin.
Software Design - PetaLinux
For PetaLinux installation and project creation, follow instructions from:
Config
Start with petalinux-config or petalinux-config --get-hw-description
Changes:
- CONFIG_SUBSYSTEM_SERIAL_PS7_UART_0_SELECT=y
- CONFIG_SUBSYSTEM_SERIAL_IP_NAME="ps7_uart_0"
Note: for variants with 256MB DDR only , change NET Boot Address to 0x8000000 on boot.src file
U-Boot
Start with petalinux-config -c u-boot
Changes:
- CONFIG_QSPI_BOOT=y
- CONFIG_SD_BOOT=y
- CONFIG_ENV_IS_NOWHERE=y
- # CONFIG_ENV_IS_IN_SPI_FLASH is not set
Change platform-top.h:
Code Block |
---|
|
#include <configs/zynq-common.h>
#include <configs/platform-auto.h>
#define CONFIG_PREBOOT "echo U-BOOT for petalinux;echo importing env from FSBL shared area at 0xFFFFFC00; if itest *0xFFFFFC00 == 0xCAFEBABE; then echo Found valid magic; env import -t 0xFFFFFC04; fi;setenv preboot; echo; dhcp"
|
Device Tree
Code Block |
---|
|
/include/ "system-conf.dtsi"
/ {
};
/* default */
/* QSPI PHY */
&qspi {
#address-cells = <1>;
#size-cells = <0>;
status = "okay";
flash0: flash@0 {
compatible = "jedec,spi-nor";
reg = <0x0>;
#address-cells = <1>;
#size-cells = <1>;
};
};
/* ETH PHY */
&gem0 {
phy-handle = <&phy0>;
mdio {
#address-cells = <1>;
#size-cells = <0>;
phy0: phy@0 {
compatible = "marvell,88e1510";
device_type = "ethernet-phy";
reg = <0>;
};
};
};
/* USB PHY */
/{
usb_phy0: usb_phy@0 {
compatible = "ulpi-phy";
//compatible = "usb-nop-xceiv";
#phy-cells = <0>;
reg = <0xe0002000 0x1000>;
view-port = <0x0170>;
drv-vbus;
};
};
&usb0 {
dr_mode = "host";
//dr_mode = "peripheral";
usb-phy = <&usb_phy0>;
};
/* I2C need I2C1 connected to te0720 system controller ip */
&i2c1 {
iexp@20 { // GPIO in CPLD
#gpio-cells = <2>;
compatible = "ti,pcf8574";
reg = <0x20>;
gpio-controller;
};
iexp@21 { // GPIO in CPLD
#gpio-cells = <2>;
compatible = "ti,pcf8574";
reg = <0x21>;
gpio-controller;
};
rtc@6F { // Real Time Clock
compatible = "isl12022";
reg = <0x6F>;
};
};
|
FSBL patch
Must be add manually, see template
Kernel
Start with petalinux-config -c kernel
Changes:
- CONFIG_RTC_DRV_ISL12022=y
Rootfs
Start with petalinux-config -c rootfs
Changes:
- CONFIG_i2c-tools=y
- CONFIG_busybox-httpd=y (for web server app)
- CONFIG_packagegroup-petalinux-utils(util-linux,cpufrequtils,bridge-utils,mtd-utils,usbutils,pciutils,canutils,i2c-tools,smartmontools,e2fsprogs)
Applications
See: \os\petalinux\project-spec\meta-user\recipes-apps\
startup
Script App to load init.sh from SD Card if available.
webfwu
Webserver application accemble for Zynq access. Need busybox-httpd
Additional Software
Page properties |
---|
|
Note:
- Add description for other Software, for example SI CLK Builder ...
- SI5338 and SI5345 also Link to:
|
No additional software is needed.
Appx. A: Change History and Legal Notices
Document Change History
To get content of older revision got to "Change History" of this page and select older document revision number.
Page properties |
---|
|
- Note this list must be only updated, if the document is online on public doc!
- It's semi automatically, so do following
Add new row below first Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template - Metadata is only used of compatibility of older exports
|
*/
&gem0 {
phy-handle = <&phy0>;
mdio {
#address-cells = <1>;
#size-cells = <0>;
phy0: phy@0 {
compatible = "marvell,88e1510";
device_type = "ethernet-phy";
reg = <0>;
};
};
};
/*-------------------- USB PHY ----------------*/
/{
usb_phy0: usb_phy@0 {
compatible = "ulpi-phy";
//compatible = "usb-nop-xceiv";
#phy-cells = <0>;
reg = <0xe0002000 0x1000>;
view-port = <0x0170>;
drv-vbus;
};
};
&usb0 {
dr_mode = "host";
//dr_mode = "peripheral";
usb-phy = <&usb_phy0>;
};
/* I2C need I2C1 connected to te0720 system controller ip */
&i2c1 {
iexp@20 { // GPIO in CPLD
#gpio-cells = <2>;
compatible = "ti,pcf8574";
reg = <0x20>;
gpio-controller;
};
iexp@21 { // GPIO in CPLD
#gpio-cells = <2>;
compatible = "ti,pcf8574";
reg = <0x21>;
gpio-controller;
};
/* Commend out if no RTC is fitted */
rtc@6F { // Real Time Clock
compatible = "isl12022";
reg = <0x6F>;
};
}; |
Device Tree patch (for single core variant)
See "<project folder>\os\petalinux\project-spec\meta-user\recipes-bsp\device-tree\files\"
Kernel
Start with petalinux-config -c kernel
Changes:
- CONFIG_RTC_DRV_ISL12022=y
Rootfs
Start with petalinux-config -c rootfs
Changes:
- For web server app:
- For additional test tools only:
- CONFIG_i2c-tools=y
- CONFIG_packagegroup-petalinux-utils=y (util-linux,cpufrequtils,bridge-utils,mtd-utils,usbutils,pciutils,canutils,i2c-tools,smartmontools,e2fsprogs)
- CONFIG_util-linux-umount=y
- CONFIG_util-linux-mount=y
- For usage of phytool:
- For auto login:
Add in "<project folder>\os\petalinux\project-spec\meta-user\conf\petalinuxbsp.conf"
Code Block |
---|
|
IMAGE_INSTALL:append += "\
phytool \
" |
FSBL patch (alternative for vitis fsbl trenz patch)
See "<project folder>\os\petalinux\project-spec\meta-user\recipes-bsp\embeddedsw"
Applications
See "<project folder>\os\petalinux\project-spec\meta-user\recipes-apps\"
startup
Script App to load init.sh from SD Card if available.
webfwu
Webserver application suitable for Zynq access. Need busybox-httpd
Additional Software
Scroll Ignore |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
|
|
Page properties |
---|
|
Note:
- Add description for other Software, for example SI CLK Builder ...
- SI5338 and SI5345 also Link to:
|
No additional software is needed.
Appx. A: Change History and Legal Notices
Scroll Ignore |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
|
|
Document Change History
To get content of older revision got to "Change History" of this page and select older document revision number.
Page properties |
---|
|
- Note this list must be only updated, if the document is online on public doc!
- It's semi automatically, so do following
Add new row below first Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template - Metadata is only used of compatibility of older exports
|
Scroll Title |
---|
anchor | Table_dch |
---|
title-alignment | center |
---|
title | Document change history. |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
widths | 2*,*,3*,4* |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Date | Document Revision | Authors | Description |
---|
Page info |
---|
infoType | Modified date |
---|
dateFormat | yyyy-MM-dd |
---|
type | Flat |
---|
|
| Page info |
---|
infoType | Current version |
---|
prefix | v. |
---|
type | Flat |
---|
|
| Page info |
---|
| modified-user |
---|
| modified-user |
---|
|
| - Device-Tree patch for single core variants
| | v.58 | | | | v.57 | | - bugfix -boot up on first power up only. qspi x4 - device tree node entry
| | v.56 | | | 2022-05-09 | v.52 | Thomas Dück
| - bugfix os folder
- bugfix table of content
| 2022-01-25 | v.50 | Manuela Strücker | | 2021-12-16 | v.49 | Manuela Strücker | | 2021-11-29 | v.46 | John Hartfiel | | 2021-07-19 | v.45 | Manuela Strücker | - boot.scr file updated for 256 MB QSPI flash size variants
| 2021-05-25 | v.44 | Manuela Strücker | - update board files
- update boot.scr file
| | | | | 2021-02-26 | v.41 | John Hartfiel |
|
Scroll Title |
---|
anchor | Table_dch |
---|
title | Document change history. |
---|
|
Scroll Table Layout |
---|
|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | 2*,*,3*,4* |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Date | Document Revision | Authors | Description |
---|
Page info |
---|
infoType | Modified date |
---|
dateFormat | yyyy-MM-dd |
---|
type | Flat |
---|
|
| Page info |
---|
infoType | Current version |
---|
prefix | v. |
---|
type | Flat |
---|
|
| Page info |
---|
| modified-user | modified-user |
2021-02-17 | v.40 | John Hartfiel | |
2020-03-25 | v.39 | John Hartfiel | |
2020-01-22 | v.38 | John Hartfiel | - script update for linux user
|
2020-01-14 | v.37 | John Hartfiel | - Vitis script updates (include linux domain and prebuilt linux files for vitis)
- prebuilt binary export on selection guide
|
2019-12-19 | v.36 | John Hartfiel | |
2019-12-03 | v.34 | John Hartfiel | |
2019-10-28 | v.33 | John Hartfiel | - removed remove instructions that are no longer used
|
2019-05-07 | v.31 | John Hartfiel | - Some FSBL notes
- wrong link
|
2019-03-06 | v.28 | John Hartfiel | - Fixed prebuilt issue for TE0720-03-1CR
|
2019-03-01 | v.27 | John Hartfiel | - Known issue for TE0720-03-1CR linux design
|
| v.26 | John Hartfiel | - 2018.3 release finished (include design reworks)
|
2018-08-30 | v.25 | John Hartfiel | - update documentation PS configuration
|
2018-08-23 | v.24 | John Hartfiel | | boart |
2018-08-13 | v.23 | John Hartfiel | |
2018-04-26 | v.22 | John Hartfiel | |
2018-02-20 | v.20 | John Hartfiel | - small documentation update
|
2018-01-09 | v.16 | John Hartfiel | - Release 2017.4
- Documentation update
|
2017-11-27 | v.14 | John Hartfiel | - Typo correction
- Design Files update
|
2017-11-22 | v.12 | John Hartfiel | |
2017-11-22 | v.11 | John Hartfiel | |
2017-11-20 | v.1 | | |
-- | All | Page info |
---|
| modified-users |
---|
| modified-users |
---|
|
| -- |
Legal Notices
Include Page |
---|
| IN:Legal Notices |
---|
| IN:Legal Notices |
---|
|