...
The Trenz Electronic TE0724 is an industrial-grade SoC module based on Xilinx Zynq 7010/7020, which provides a dual core ARM Cortex A9 and a 7a 7-series FPGA logic. It provides a gigabit ethernet transceiver, 1GByte 1 GByte of DDR3L SDRAM, 32 64 MByte Flash memory as configration and data storage. It includes strong powerregulators power regulators for all needed voltages and a robust high-speed connector for in- and outputs. It has a 6 x 4 cm form factor.
...
...
...
Storage device name | Content | Notes |
---|---|---|
Spansion ISSI SPI Flash S25FL256IS25LP512M, U13 | Empty | |
DA9062, U4 | Programmed | |
Microchip 24AA128T, U10 | Empty | USER EEPROM |
Microchip 24AA025E48T, U23 | MAC write protected preprogrammed, User area empty | EEPROM for MAC-Address. |
...
On-board QSPI flash memory (U13) on the TE0724-02 04 is a SPANSION S25FL256S ISSI IS25LP512M with 256 512 Mbit (32 64 MByte) storage capacity. This non volatile memory is used to store initial FPGA configuration. Besides FPGA configuration, remaining free flash memory can be used for user application and data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the selected bus width and clock frequency used.
...
A Microchip 24AA128T serial EEPROM (U10) is availabe available for e.g. module idetification identification and user Data. The device has 128Kbit memory with max 64 bytes page write capability. It is accessible over I2C bus with slave device address 0x50.
...
DCDC U8 component is either TPS82140 (2 A) or MUN12A (3 A) depending on the variant.
Scroll Title | ||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||
|
See Xilinx data sheet for additional information. User should also check related base board documentation when intending base board design for TE0724 module.
The TE07024 TE0724 SoM meets the recommended criteria to power up the Xilinx Zynq MPSoC properly by keeping a specific sequence of enabling the on-board DC-DC converters dedicated to the particular functional units of the Zynq chip and powering up the on-board voltages. For a detailed description of the configurabel configurable Power Management IC please refer to the datasheet of of dialog semicondutor DA9062.
...
Power Rail Name | B2B JM1 Pins | Direction | Notes |
---|---|---|---|
VIN | 154, 156, 158,160 | Input | Main supply voltage from the carrier board. |
VCCIO_35 | 54 | Input | PL Bank 35 supply voltage. |
VLDO1 | 83 | Output | 3.3V (100mA) |
VLDO2 | 94 | Output | 1.8V (300mA) |
VLDO34 | 53 | Output | 2.5V (600mA) |
3.3V | 43, 74 | Output | Additional module on-board 3.3V voltage supply (2A)2 A or 3 A variant dependent). |
1.0V | - | Buck1 & Buck2 of U4. | |
1.8V | -63 | Output | Buck3 of U4. |
VDD_DDR | - | DDR supply voltage powered by Buck4 of U4. | |
VBAT | 152 | Output/Input | Battery charger to the carrier board(out) and supply for RTC and 32kHz crystal (in). |
Table 14: Module power rails.
...
Parameter | Min | Max | Units | Reference Document |
---|---|---|---|---|
VIN supply voltage (variant "-Z" with MUN12A for U8) | 4.5 | 5.5 | V | |
VIN supply voltage (all other variants) | 3.6 | 5.5 | V | |
Operating temperature | -40 | 85 | °C |
Table 19: Module recommended operating conditions.
...
Date | Revision | Notes | ||
---|---|---|---|---|
20192020-0311-1205 | 04 | Changed DDR3, Flash, see PCN | ||
2019-03-12 | 03 | changed 3. | 03 | changed 3.3V DCDC |
02A | Electrical same as REV 02. | |||
02 | First production release | |||
- | 01 | Prototypes |
...
Date | Revision | Contributors | Description | |||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
|
|
| ||||||||||||||||||||||||||
2020-11-17 | v.5158 | Martin Rohrmüller |
| |||||||||||||||||||||||||||
2019-10-31 | v.4456John Hartfiel |
| Martin Rohrmüller |
| ||||||||||||||||||||||||||
2019-10-30 | v.55 | John Hartfield |
| |||||||||||||||||||||||||||
2019-06-27 | v.54 | Martin Rohrmüller |
| |||||||||||||||||||||||||||
2019-06-11 | v.53 | Guillermo Herrera |
| |||||||||||||||||||||||||||
2019-03-29 | v.51 | Martin Rohrmüller |
| |||||||||||||||||||||||||||
2018-11-20 | v.44 | John Hartfiel |
| |||||||||||||||||||||||||||
2018-10-10 | v.43 | John Hartfiel |
| |||||||||||||||||||||||||||
2018-10-09 | v.42 | Martin Rohrmüller |
| |||||||||||||||||||||||||||
2018-10-01 | v.41 | Martin Rohrmüller |
| |||||||||||||||||||||||||||
2018-09-21 Sept 2018 | v.39 | Martin Rohrmüller |
| |||||||||||||||||||||||||||
2018-07-20 Jul 2018 | v.37 | John Hartfield |
| |||||||||||||||||||||||||||
2018-07-06 | v.34 | Martin Rohrmüller |
| |||||||||||||||||||||||||||
--- | all |
|
|
...