Page properties |
---|
|
- Module: TRM Name always "TE Series Name" +TRM
Example: "TE0728 TRM"
Template Change history: Date | Version | Changes | Author |
---|
| 4.2 | | ED |
| 4.1 | | ED |
| 4.0 | - Rework for smaller TRM which can be generated faster
- Reduce Signal Interfaces Pin
- Reduce On Board Periphery
- Reduce Power
- Move Configuration Signals from Overview to own section
| JH |
| 3.12 | - Version History
- changed from list to table
- all
- changed title-alignment for tables from left to center
| ma |
| 3.11 | - update "Recommended Operating Conditions" section
|
|
| 3.1 | - New general notes for temperature range to "Recommended Operating Conditions"
|
|
| 3.02 | - add again fix table of content with workaround to use it for pdf and wiki
- Export Link for key features examples
- Notes for different Types (with and without Main FPGA)
- Export Link for Signals, Interfaces and Pins examples
- Notes for different Types (Modul, Modul Hybrid, Evalboard, Carrier)
|
|
| 3.01 | - remove fix table of content and page layout ( split page layout make trouble with pdf export)
- changed and add note to signal and interfaces, to on board periphery section
- ...(not finished)
|
|
| 3.00 | - → separation of Carrier/Module and evaluation kit TRM
|
|
| 2.15 | - add excerpt macro to key features
|
|
| 2.14 | - add fix table of content
- add table size as macro
|
|
|
Page properties |
---|
|
Important General Note:
|
Page properties |
---|
|
----------------------------------------------------------------------- |
Page properties |
---|
|
Note for Download Link of the Scroll ignore macro: |
Overview
The Trenz Electronic TEG2000 is an industrial-grade a FPGA module integrating a CologneChip GateMate A1 FPGA, a 16 MByte QSPI Flash, level shifter, LEDs and several clocking and power components necessary for all on-board voltages. Numerous configurable I/Os are provided via rugged high-speed strips. All this on a tiny footprint, smaller than a credit card size at a very competitive price. All Trenz Electronic SoMs in 4 x 5 cm form factor are mechanically compatible.
Refer to http://trenz.org/tec0850teg2000-info for the current online version of this manual and other available documentation.
Key Features
Excerpt |
---|
- SoC/FPGA/Module
- CologneChip GateMate A1 (CCGM1A1/ A2 / A4 1)
- performance mode: economy (VDD @ 1.0V, speed 1)
- Temperature range: industrial (-20°C to 85°C)
- RAM/Storage
- 16 MByte QSPI Flash , 64 MByte 2)
- On Board
- Interface
- Power
- Dimension
- Notes
- Other assembly options for cost or performance optimization plus high volume prices available on request.
|
Block Diagram
- 2 x B2B Connector (LSHM)
- up to 130 single ended IO / up to 57 differential pairs
- JTAG
- Power
- Dimension
- Notes
1) Please, take care of the possible assembly options. 2) Up to 16 MByte are possible.
|
Block Diagram
Page properties |
---|
|
Page properties |
---|
|
add drawIO object in Scroll Ignore section and add reference image in Scroll Only.
Note |
---|
Title (not anchor) of all Scroll Title such as DrawIOs and Tables should be changed according to the Module name. Example: TE0812 Block Diagram |
Note |
---|
All created DrawIOs should be named according to the Module name: Example: DrawIO of TE0812 Block Diagram should be named TE0812_OV_BD |
|
Scroll Title |
---|
anchor | Figure_OV_BD |
---|
title-alignment | center |
---|
title | TEG2000 block diagram |
---|
| Image Removed |
Scroll Title |
---|
anchor | Figure_OV_MC |
---|
title-alignment | center |
---|
title | TEG2000 main components |
---|
|
scroll-only |
---|
image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed |
|
Main Components
|
draw.io Diagram |
---|
border | true |
---|
| |
---|
diagramName | TEG2000_ |
---|
|
| TRMMainCompBD | simpleViewer | false |
---|
width | |
---|
links | auto |
---|
tbstyle | top |
---|
lbox | true |
---|
diagramWidth |
---|
|
| 6421 Scroll Only |
---|
image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed |
|
- CologneChip GateMate A1 (CCGM1A1), U1
- 16MByte Quad SPI Flash memory, U5
- DC-DC Power switch 3.3V max. 4A, Q1
- DC-DC Power switch 1.0V, U7
- DC-DC Power switch 1.8V, U8
- Power Monitor for 1.8V and 3.3V, U9
- 100 MHz Crystal Oscillator SiT9120, U10
- LEDs (two red status LEDs and one green user LED D2), D1-D2-D3
- B2B connector Samtec Razor Beam™ LSHM-150, JM2
- B2B connector Samtec Razor Beam™ LSHM-150, JM1
- Bidirectional voltage-level shifter 1.8V ↔ 3.3V, U2
- Optional additional Flash, U4
- 4-Bit dual BUS-Transceiver, U6
- 25 MHz LVCMOS Oscillator SiT8008, U3
Initial Delivery State
Page properties |
---|
|
Note |
---|
Only components like EEPROM, QSPI flash can be initialized by default at manufacture. If there is no components which might have initial data ( possible on carrier) you must keep the table empty |
|
---|
Image Added |
|
Main Components
Page properties |
---|
|
Notes : - Picture of the PCB (top and bottom side) with labels of important components
- Add List below
|
Scroll Title |
---|
anchor | Figure_OV_MC |
---|
title-alignment | center |
---|
title | TEG2000 main components |
---|
|
draw.io Diagram |
---|
border | true |
---|
| |
---|
diagramName | TEG2000_TRM_MainComp |
---|
simpleViewer | false |
---|
width | |
---|
links | auto |
---|
tbstyle | top |
---|
lbox | true |
---|
diagramWidth | 641 |
---|
revision | 2 |
---|
|
Scroll Only |
---|
Image Added |
|
- CologneChip GateMate FPGA, U1
- QSPI Flash, U5
- Power Switch, Q1
- DCDC, U7, U8
- Power Monitor, U9
- Oscillator, U10, U3
- LEDs, D1, D2, D3
- B2B connector, JM2, JM1
- Level shifter, U2
- Optional additional Flash, U4
- BUS-Transceiver, U6
Initial Delivery State
Scroll Title |
---|
anchor | Table_OV_IDS |
---|
title-alignment | center |
---|
title | Initial delivery state of programmable devices on the module |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Storage device name | Content | Notes |
---|
Quad SPI Flash | Blinky Demo Design | U5 |
Signals, Interfaces and PinsConnectors
Note |
---|
Only components like EEPROM, QSPI flash can be initialized by default at manufacture. If there is no components which might have initial data ( possible on carrier) you must keep the table empty |
|
Scroll Title |
---|
anchor | Table_SIPOV_CIDS |
---|
title-alignment | center |
---|
title | Board ConnectorsInitial delivery state of programmable devices on the module |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
|
Connector Type | Designator | Interface | IO CNT | Notes |
---|
Samtec 100 Pin B2B connector | JM1, Group 7 | SerDes | 8 | Samtec 100 Pin B2B connector | JM1, Group 1 | GPIO | 48 | Bank NB/EB/EA, powered by VCCIOA |
Samtec 100 Pin B2B connector | JM1, Group 6 | GPIO | 6 | up to 3.3V due to level shifter, connected to Bank SB |
Test Points
Page properties |
---|
|
you must fill the table below with group of Test Point which are indicated as TP in a schematic. If there is no Test Point remarked in the schematic, delete the Test Point section.
Example:
Test Point | Signal | Notes1) |
---|
TP1 | PWR_PL_OK | 1) Direction:
- IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.
Signals, Interfaces and Pins
Connectors
Scroll Title |
---|
anchor | Table_SIP_C |
---|
title-alignment | center |
---|
title | Board Connectors |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Connector Type | Designator | Interface | IO CNT | Notes |
---|
B2B | JM1 | SerDes | 8 |
| B2B | JM1 | GPIO | 48 | Bank NB/EB/EA, powered by VCCIOA | B2B | JM1 | GPIO | 6 | up to 3.3V due to level shifter, connected to Bank SB | B2B | JM1 | GPIO | 6 | up to 1.8V, also connected to Bank SB | B2B | JM1 | configuration Signals | 3 | EN1, PGOOD , MODE | B2B | JM2 | GPIO | 50 | Bank NA/WB/WC, powered by VCCIOD | B2B | JM2 | GPIO | 18 | Bank SA, powered by VCCIOC | B2B | JM2 | JTAG | 4 | 0..3.3VIN | B2B | JM2 | MR | 1 | low active Reset | B2B | JM1 | CLK | DIFF CLK |
|
|
Test Points
Page properties |
---|
|
you must fill the table below with group of Test Point which are indicated as TP in a schematic. If there is no Test Point remarked in the schematic, delete the Test Point section. Example: Test Point | Signal | Notes1) |
---|
TP1 | PWR_PL_OK |
|
1) Direction: - IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.
|
Scroll Title |
---|
anchor | Table_SIP_TPs |
---|
title-alignment | center |
---|
title | Test Points Information |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Test Point | Signal | Side | Notes1) |
---|
TP1 | NA_6_N TP1 | top | FPGA IO | TP2 | NA_6_P | top | FPGA IO | TP3 | NB_B3 | top | FPGA IO | TP4 | NB_A3 | top | FPGA IO | TP5 | 1V | bottom | 1V power rail | TP6 | DONE | bottom | FPGA CFG_DONE pin | TP7 | PROG_B | bottom | FPGA RST_N pin | TP8 | GND | bottom |
| TP9 | GND | bottom |
| TP10 | 1V | top | 1V power rail | TP11 | 1.8V | top | OUT, 1.8V power rail | TP12 | VIN | top | VIN (3.3 - 5.0V) | TP13 | 3.3VIN | top |
| TP14 | 3.3V | top | OUT, 3.3V power rail | TP15 | VCCIOA | top | IN 1.1V ... 2.7V, powers IO Banks NB/EB/EA | TP16 | VCCIOC | top | IN 1.1V ... 2.7V, powers IO Bank SA | TP17 | VCCIOD | top | IN 1.1V ... 2.7V, powers IO Banks NA/WB/WC | TP18 | DONE | top | FPGA CFG_DONE pin | TP19 | PROG_B | top | FPGA RST_N pin | TP20 | GND | top |
| TP21 | GND | top |
| TP22 | FAILED_n | bottom | FPGA CFG_FAILED pin | TP23 | FAILED_n | top | FPGA CFG_FAILED pin |
1) Direction: - IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.
|
On-board Peripherals
Page properties |
---|
|
Notes : In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection by assigning advance link using: #NameOfTheSection Example: Chip/Interface | Designator | Connected To | Notes |
---|
ETH PHY | U10 | | Gigabit ETH PHY |
|
Scroll Title |
---|
anchor | Table_OBP |
---|
title-alignment | center |
---|
title | On board peripherals |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Chip/Interface | Designator | Connected To | Notes |
---|
QSPI Flash | U5 | FPGA Bank CFG WA | SPIx4 Interface for FPGA configuration | Oscillator | U3 | FPGA Bank SB, Pin IO_SB_A8 | 25 MHz | Oscillator | U10 | JM1.16, JM1.18 | differential 100 MHz Clock for Gigabit-Transceiver |
|
Configuration and System Control Signals
Page properties |
---|
|
- Overview all Controller signals, like Reset, Boote Mode, JTAG Interface(Connector or USB In case of FTDI)...
- In case it's connected to CPLD always link to CPLD description and add not from the current implementation here(in case it's available)
|
Scroll Title |
---|
anchor | Table_OV_CNTRL |
---|
title-alignment | center |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Connector+Pin | Signal Name | Direction1) | Description |
---|
JM1.28 | EN1 | IN | activates DC-DCs | JM1.30 | PGOOD | OUT | Output from power monitor | JM1.32 | MODE | IN | configuration mode - 0 → JTAG or 1 → SPI active Mode | JM2.18 | MR | IN | low active Reset connected to the Power Monitor that triggers PROG_B (FPGA RST_N) | JM2.93 / JM2.95 / JM2.97 / JM2.99 | TMS / TDI / TDO / TCK | Signal-dependent | JTAG configuration and debugging interface. JTAG reference voltage: 3.3V |
1) Direction: - IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.
|
Power and Power-On Sequence
Page properties |
---|
|
Enter the default value for power supply and startup of the module here. - Order of power provided Voltages and Reset/Enable signals
Link to Schematics, for power images or more details |
Power Rails
Page properties |
---|
|
List of all power rails which are accessible by the customer - Main Power Rails and Variable Bank Power
|
Scroll Title |
---|
anchor | Table_PWR_PR |
---|
title-alignment | center |
---|
title | Module power rails. |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Power Rail Name/ Schematic Name | Connector + Pin | Direction1) | Notes |
---|
VIN | JM1.1 / JM1.3 / JM1.5 / JM2.2 / JM2.4 / JM2.6 / JM1.8 | IN | 3.3 V - 5.0V, Micromodule Power | 3.3VIN | JM1.13 / JM1.15 | IN | Micromodule Power | VCCIOA | JM1.9 / JM1.11 | IN |
| VCCIOC | JM2.5 | IN |
| VCCIOD | JM2.7 / JM2.9 | IN |
| 3.3V | JM2.10 / JM2.12 / JM2.91 | OUT | Power for Carrier, powers on module the level shifter, LEDs and control Pins | 1.8V | JM1.39 | OUT | Power for Carrier, On module it powers the Flash, FPGA VDD and Banks SB,WA | 1V | -- | -- | Powers the FPGA core, PLLs and SerDes interface |
|
Scroll Title |
---|
anchor | Table_SIP_TPs |
---|
title-alignment | center |
---|
title | Test Points Information |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Test Point | Signal | Side | Notes1) |
---|
TP1 | NA_6_N TP1 | top | FPGA IO |
TP2 | NA_6_P | top | FPGA IO |
TP3 | NB_B3 | top | FPGA IO |
TP4 | NB_A3 | top | FPGA IO |
TP5 | 1V | bottom | 1V power rail |
TP6 | DONE | bottom | FPGA CFG_DONE pin |
TP7 | PROG_B | bottom | FPGA RST_N pin |
TP8 | GND | bottom | TP9 | GND | bottom | TP10 | 1V | top | 1V power rail |
TP11 | 1.8V | top | OUT, 1.8V power rail |
TP12 | VIN | top | VIN (3.3 - 5.0V) |
TP13 | 3.3VIN | top | TP14 | 3.3V | top | OUT, 3.3V power rail |
TP15 | VCCIOA | top | IN 1.1V ... 2.7V, powers IO Banks NB/EB/EA |
TP16 | VCCIOC | top | IN 1.1V ... 2.7V, powers IO Bank SA |
TP17 | VCCIOD | top | IN 1.1V ... 2.7V, powers IO Banks NA/WB/WC |
TP18 | DONE | top | FPGA CFG_DONE pin |
TP19 | PROG_B | top | FPGA RST_N pin |
TP20 | GND | top | TP21 | GND | top | TP22 | FAILED_n | bottom | FPGA CFG_FAILED pin |
TP23 | FAILED_n | top | FPGA CFG_FAILED pin |
1) Direction:
- IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.
On-board Peripherals
Page properties |
---|
|
Notes :
In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection by assigning advance link using: #NameOfTheSection
Example:
Chip/Interface | Designator | Connected To | Notes |
---|
ETH PHY | U10 | | Gigabit ETH PHY |
Scroll Title |
---|
anchor | Table_OBP |
---|
title-alignment | center |
---|
title | On board peripherals |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Chip/Interface | Designator | Connected To | Notes |
---|
Configuration and System Control Signals
Page properties |
---|
|
- Overview all Controller signals, like Reset, Boote Mode, JTAG Interface(Connector or USB In case of FTDI)...
- In case it's connected to CPLD always link to CPLD description and add not from the current implementation here(in case it's available)
|
Scroll Title |
---|
anchor | Table_OV_CNTRL |
---|
title-alignment | center |
---|
title | Controller signal. |
---|
|
Scroll Table Layout |
---|
|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Connector+Pin | Signal Name | Direction1) | Description |
---|
1) Direction:
- IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.
Power and Power-On Sequence
Page properties |
---|
|
Enter the default value for power supply and startup of the module here. - Order of power provided Voltages and Reset/Enable signals
Link to Schematics, for power images or more details |
Power Rails
Recommended Power up Sequencing
Page properties |
---|
Page properties |
---|
|
List of all power rails which are accessible by the customer Main Power Rails and Variable Bank Powerbaseboard design hints for final baseboard development. |
Scroll Title |
---|
anchor | Table_PWRBB_PRDH |
---|
title-alignment | center |
---|
title | Module power rails.Baseboard Design Hints |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
|
Power Rail Name/ Schematic Name | Connector + Pin | Direction1) | Notes |
---|
1) Direction:
- IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.
Recommended Power up Sequencing
Page properties |
---|
|
List baseboard design hints for final baseboard development. |
Scroll Title |
---|
anchor | Table_BB_DH |
---|
title-alignment | center |
---|
title | Baseboard Design Hints |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
Sequence | Net name | Recommended Voltage Range | Pull-up/down | Description | Notes |
---|
Sequence | Net name | Recommended Voltage Range | Pull-up/down | Description | Notes |
---|
0 | - | - | - | Configuration signal setup. | See Configuration and System Control Signals. | 1 | VIN | 3.3 V - 5.0 V (± 5 %) | - | Main power supply |
| 1 | EN1 | - | PU 1), 3.3VIN | power enable |
| 1 | PGOOD | - | PU 1), 3.3V | power good status. |
| 2 | 3.3VIN | 3.3 V (± 5 %) | - | Main power supply | Main module power supply. 0.5 A minimum. Power consumption depends mainly on design and cooling solution. | 3 | VCCIOA, VCCIOC, VCCIOD | 1.1 V - 2.7 V | - | Bank Voltages | 1.8 V on TE0703 Carrier |
1) (on module) |
Board to Board Connectors
Page properties |
---|
|
- This section is optional and only for modules.
use "include page" macro and link to the general B2B connector page of the module series,series, For example: 4 x 5 SoM LSHM B2B Connectors
Include Page |
---|
| 4 x 5 SoM LSHM B2B Connectors |
---|
| 4 x 5 |
---|
| For example: 6 x 6
|
PD:6 6 5 SoM LSHM B2B Connectors |
|
PD:6 6 5 SoM LSHM B2B Connectors |
|
Technical Specifications
Page properties |
---|
|
List of all power rails which are accessible by the customer - Main Power Rails and Variable Bank Power add boarder one time maximum Rating (Board will damaged)
|
Absolute Maximum Ratings *)
Scroll Title |
---|
anchor | Table_TS_AMR |
---|
title-alignment | center |
---|
title | Absolute maximum ratings |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
|
Power Rail Name/ Schematic Name | Description | Min | Max | Unit |
---|
V | V | V | V | V | V | V | V | °C | Power Rail Name/ Schematic Name | Description | Min | Max | Unit |
---|
VIN | Micromodule Power | -0.3 | 6.5 | V |
3.3VIN | Micromodule Power | -0.3 | 6.5 | V |
VCCIOA | Bank NB/EB/EA voltage | - | 2.75 | V |
VCCIOC | Bank SA voltage | - | 2.75 | V |
VCCIOD | Bank NA/WB/WC voltage | - | 2.75 | V |
*) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these
or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.
Recommended Operating Conditions
This TRM is generic for all variants. Temperature range can be differ depending on the assembly version. Voltage range is mostly the same during variants (exceptions are possible, depending on custom request)
Operating temperature range depends also on customer design and cooling solution. Please contact us for options.
- Variants of modules are described here: Article Number Information
- Modules with commercial temperature grade are equipped with components that cover at least the range of 0°C to 75°C
- Modules with extended temperature grade are equipped with components that cover at least the range of 0°C to 85°C
- Modules with industrial temperature grade are equipped with components that cover at least the range of -40°C to 85°C
- The actual operating temperature range will depend on the FPGA / SoC design / usage and cooling and other variables.
Scroll Title |
---|
anchor | Table_TS_ROC |
---|
title-alignment | center |
---|
title | Recommended operating conditions. |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Parameter | Min | Max | Units | Reference Document |
---|
VIN | 3,135 | 5,25 | V |
| 3.3VIN | 3,135 | 3,465 | V |
| VCCIOA | 1.1 | 2.75 | V |
| VCCIOC | 1.1 | 2.75 | V |
| VCCIOD | 1.1 | 2.75 | V | V | See ???? datasheet. | V | See ???? datasheet. | V | See ???? datasheet. | V | See ???? datasheet. | V | See ???? datasheet. | V | See ???? datasheet. | V | See ???? datasheet. | °C | See ???? datasheet. |
|
|
Physical Dimensions
PCB thickness: ?? 1.4 mm.
All dimensions are shown in millimeters.
Scroll Title |
---|
anchor | Figure_TS_PD |
---|
title-alignment | center |
---|
title | Physical Dimension |
---|
|
draw.io Diagram |
---|
border | true |
---|
| |
---|
diagramName | TEG2000_phy_dim |
---|
simpleViewer | false |
---|
width | 600 |
---|
links | auto |
---|
tbstyle | top |
---|
lbox | true |
---|
diagramWidth | 1113 |
---|
revision | 2 |
---|
|
Scroll Ignore | Create DrawIO object here: Attention if you copy from other page, objects are only linked.
Scroll Only |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
| image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixedImage Added |
|
Currently Offered Variants
Scroll Title |
---|
anchor | Table_VCP_SO |
---|
title-alignment | center |
---|
title | Trenz Electronic Shop Overview |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
|
Revision History
Hardware Revision History
Scroll Title |
---|
anchor | Figure_RV_HRN |
---|
title-alignment | center |
---|
title | Board hardware revision number. |
---|
alignment | center |
---|
title | Board hardware revision number. |
---|
|
draw.io Diagram |
---|
border | true |
---|
| |
---|
diagramName | Figure_RV_HRN |
---|
simpleViewer | false |
---|
width | |
---|
links | auto |
---|
tbstyle | top |
---|
lbox | true |
---|
diagramWidth | 281 |
---|
revision | 1 |
---|
|
Scroll Only |
---|
Image Added |
Scroll Ignore |
---|
Create DrawIO object here: Attention if you copy from other page, objects are only linked. |
Scroll Only |
---|
image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed |
|
Scroll Title |
---|
anchor | Table_RH_HRH |
---|
title-alignment | center |
---|
title | Hardware Revision History |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Date | Revision | Changes | Documentation Link |
---|
- | REV01 | First Production Release | REV01 |
|
Hardware revision number can be found on the PCB board together with the module model number separated by the dash.
Document Change History
Page properties |
---|
|
- Note this list must be only updated, if the document is online on public doc!
- It's semi automatically, so do following
Add new row below first Copy "Page Information Macro (date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template - Metadata is only used of compatibility of older exports
|
Scroll Title |
---|
anchor | Table_RH_DCH |
---|
title-alignment | center |
---|
title | Document change history. |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Date | Revision | Contributor | Description |
---|
Page info |
---|
infoType | Modified date |
---|
dateFormat | yyyy-MM-dd |
---|
type | Flat |
---|
|
| Page info |
---|
infoType | Current version |
---|
prefix | v. |
---|
type | Flat |
---|
showVersions | false |
---|
|
| Page info |
---|
infoType | Modified by |
---|
type | Flat |
---|
showVersions | false |
---|
|
| - <add TRM change list here>initial revision
| -- | all | Page info |
---|
infoType | Modified users |
---|
type | Flat |
---|
showVersions | false |
---|
|
| |
|
Disclaimer
Include Page |
---|
| IN:Legal Notices |
---|
| IN:Legal Notices |
---|
|