Versions Compared

Old Version 37

changes.mady.by.user Pedram Babakhani

Saved on

compared with

New Version 38

changes.mady.by.user Pedram Babakhani

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorTable_OBP
titleOn board peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/InterfaceDesignatorNotes
QSPI FlashU7, U17
EEPROMU25
DDR4 SDRAMU2,U3
GigaBit EthernetU8
USB2.0 TransceiverU18
eMMC MemoryU6
OscillatorsU32, U14, U11
Programmable Clock GeneratorU25U10
CPLDU21
LEDsD1...3


Quad SPI Flash Memory

...

Scroll Title
anchorTable_OBP_PCLK
titleProgrammable Clock Generator Inputs and Outputs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

U25 PinSignalConnected toDirectionNote

IN0..1

CLK_INJM3IN
IN2CLK_25MOscillator, U11IN
SCLI2C_SCLEEPROM,U25INOUT
SDAI2C_SDAEEPROM,U25INOUT
CLK0CLK0JM3OUT
CLK1B505_CLK3FPGA Bank 505IN
CLK2B505_CLK1FPGA Bank 505IN
CLK3CLK3_N
IN


...

Scroll Title
anchorTable_PWR_BV
titleZynq SoC bank voltages.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FPGA BankSchematicVoltageNote
Bank 24 HDVCCO_HD24_24Variable Max voltage 3.3V
Bank 25 HD
Variable Max voltage 3.3V
Bank 26 HDVCCO_HD25_26Variable Max voltage 3.3V
Bank 44 HDVCCO_HD24_44VariableMax voltage 3.3V
Bank 65 HP

VCCO_65

VariableMax voltage 1.8V
Bank 66 HPVCCO_661.8V
Bank 500 PSMIOVCCO_PSIO0_5001.8V

Bank 501 PSMIO

VCCO_PSIO1_501

3.3V


Bank 502 PSMIOVCCO_PSIO2_5021.8V
Bank 503 PSCONFIGVCCO_PSIO3_5031.8V
Bank 504 PSDDRDDR_1V21.2V



Board to Board Connectors

...