Versions Compared

Old Version 3

changes.mady.by.user Mohsen Chamanbaz

Saved on

compared with

New Version 4

changes.mady.by.user Mohsen Chamanbaz

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorTable_AHW
titleAdditional Hardware

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Additional HardwareNotes
Micro USB Cable for JTAG/UART
CoolerIt's recommended to use cooler on Zynqmp RFSoC  device
SMA cableSome ADC inputs/DAC outouts have the SMA connector
SMT cableSome ADC inputs/DAC outouts have the SMT connector
Ethernet cable
SD card16GB
Signal generator (optional)
Oscilloscope (optional)
12V power supplyIt is recommended to use a power supply with 3A output current capability 


Content

Page properties
hiddentrue
idComments

Notes :

  • content of the zip file

...

  1. Plug the TE0835 module on the TEB0835 carrier board
  2. Install the cooler on the RFSoC
  3. Connect the micro USB cable to the J29 connector
  4. Plug the 12V power supply cable to the J19 connector
  5. Plug the prepared SD card on the SD card socket (J28)
  6. Connect a cable with SMA or SMT connector to one of the DAC connector( for example DAC0 J9) and feed it back to the related ADC input (for example ADC0 J1)
  7. (optional) A signal generator can be used to feed desired sinal to ADC input.
  8. (optional) An oscilloscope can be used to monitor the output signal of DAC.

...

  1. Prepare HW like described on section TE0835 Test Board#ProgrammingBoard#Hardware Setup
  2. Connect UART USB (most cases same as JTAG)
  3. Select SD Card as Boot Mode (or QSPI - depending on step 1)
    Note: See TRM of the Carrier, which is used.
  4. Power On PCB
    Note: 1. Zynqmp RFSoC Boot ROM loads FSBL from SD into OCM, 2. FSBL loads U-boot from SD into DDR, 3. U-boot load Linux from SD into DDR
  5. Open the RF Analyzer GUI
  6. Click on Connect
  7. Adjust the desired JTAG frequency (for example 30MHZ)
  8. Give the generated bitstream file path
  9. Click on Download Bitstream on the FPGA
  10. When downloading is finished, click on Select Target
  11. After the initilalisation, all ADCs/DACs tiles are visible
  12. Click on desired DAC tile and choose a DAC (for example DAC0)
  13. Adjust the desired DAC properties (for example output frequency)
  14. Click on Generate to generate the signal in output of DAC
  15. Click on the related ADC tile and choose the related ADC (for example ADC0)
  16. Click on Acquire to aqcuire the input signal
  17. The spectum of the DAC output signal can be seen now. The signal can be visible in time domain too.
    1. Tip: In menu Window menu click on Multiview to see all of DACs and ADCs simultaneously.

...