Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Page properties
hiddentrue
idComments

Tickets:

  • Jira
    serverTrenz Electronic Bug Tracker
    serverId3f9be3c6-98ab-3688-81dd-29c959fdb2ac
    keyGT-1989
  • Jira
    serverTrenz Electronic Bug Tracker
    serverId3f9be3c6-98ab-3688-81dd-29c959fdb2ac
    keyGT-1844
  • Jira
    serverTrenz Electronic Bug Tracker
    serverId3f9be3c6-98ab-3688-81dd-29c959fdb2ac
    keyGT-1882
  • ...


Note

It serves as a preview of the planned updates of the CPLD firmware and the change/expansion of the controller signals of the 4x5 modules.
This document will be continuously updated until all 4x5 modules have been revised.

Last change:

Page info
infoTypeModified date
dateFormatyyyy-MM-dd
typeFlat

...

CompanyTrenz Electronic GmbH
PCN NumberAVN-2021122420220506
TitleAVN-20211224 20220506 4 x 5 modules controller IOs redefinition
SubjectInformation about  4x5 module controller IO rework
Issue Date2021122420220506

Products Affected

This change affects all Trenz Electronic 4 x 5 SOM and Carriers*.

...

  • No changes: ---
  • HW changes: HW changes are need to support new features
  • Unprocessed: Revision not started
  • Processing: Revision in process
  • Test phase:  rework finished test phase started
  • Released (date): Firmware is released and will be used

Changes

#1

Type: Unification of the IO types

...

 See also 4 x 5 SoM Integration Guide#4x5SoMIntegrationGuide-4x5ModuleControllerIOs

#2

Type: Redefinition of SC_PGOOD

Reason: Add possibility for Zynq modules to support more boot modes ( mostly QSPI, SD, JTAG). JTAG only boot mode is needed for QSPI Programming with newer Vivado Version. See AR#00002 - QSPI Programming issues

Impact: None.

#3

Type: Redefinition of SC_NOSEQ

...

Impact: None, as long as this pin was used as module input or bidirectional signal

#4

Type: Add JTAG timing constrains

Reason: Add timing constrain to JTAG signal to improve signal quality

Impact: None.

#5

Type: Additional featuresCPLD Firmware Identification

Reason: Add possibility to identify CPLD Firmware via FPGA. Interface depends on module (I2C, MDIO,...)

Impact: None.

#6

Type: Additional features

Reason: Add new module depended features to the CPLD functionality, see CPLD description

Impact: None.

#7

Type: Bugfix

Reason: Fixed some insignificant bugs,see CPLD description

Impact: None.

Scroll Pagebreak

Method of Identification

Depending on Module series, new feature to read CPLD Firmware version was added.

Production Shipment Schedule

From XXXXX, after old stock is gone. If the new revision is not suitable for your application and still the former revision of the board is needed, please contact us.


Contact Information

If you have any questions related to this PCN, please contact Trenz Electronics Technical Support at

Disclaimer

Any projected dates in this PCN are based on the most current product information at the time this PCN is being issued, but they may change due to unforeseen circumstances.  For the latest schedule and any other information, please contact your local Trenz Electronic sales office, technical support or local distributor.

...