...
Recommended Peripheral mapping for MIO Voltage bank 0.
Both Ethernet PHY IC's are connected to PL pins in Bank 34, all PHY IC pins are connected to FPGA pins, there is no sharing of signals for the two PHY's. PHY's must be operated in MII Mode, other modes are not supported. It is possible to use PS ENET0 or ENET1 via EMIO routing or Ethernet IP Cores implemented in PL Fabric.
Bank | VCCIO | B2B I/O Pins | Notes |
---|---|---|---|
500 | 3.3V | 0 | |
501 | USER | 36 | |
13 | USER | 48 | Differential routing |
33 | 3.3V | 33 | Single ended routing |
34 | 3.3V | 0 | Ethernet PHY's |
35 | 3.3V | 42 | Single ended routing |
...