Page History

Overview

Refer to https://wiki.trenz-electronic.de/display/PD/TE0711+TRM for online version of this manual and the rest of available documentation.

Trenz Electronic TE0711 (Rick Martin complete article number removed) is a is an industrial-grade FPGA module integrating a Xilinx Artix-7 SoM (System on Module)FPGA, 32 Mbyte MByte Quad SPI Flash memory for configuration and operation , and powerful switchswitching-mode power supplies for all on-board voltages. A large number of Numerous configurable I/Os O's are provided via rugged high-speed stacking strips. All modules in 4 x 5 cm form factor are mechanically compatible.All this on a tiny footprint, smaller than a credit card , size at a very competitive price. All Trenz Electronic SoM's in 4 x 5 cm form factor are mechanically compatible.

Key Features

• Industrial-grade Xilinx Artix-7

  XC7A15 - XC7A100 (Rick Martin added range of FPGA)

  (15T to 100T) FPGA, supported by the free Xilinx Vivado WebPACK tool

• Rugged for shock and high vibration

• FTDI FT2232H USB 2.0 high-speed to UART/FIFO

• 32 MByte

  32 Mbyte

  QSPI Flash memory (with XiP support)

• 100 MHz MEMS oscillator

• Plug-on module with

  2×

  2 × 100-pin and

  1×

  1 × 60-pin high-speed hermaphroditic strips

• 178 FPGA I/Os (84 differential pairs)

  and

  are available

  on board

  on board-to-board connectors

• On-board high-efficiency DC-DC converters

  • 4.0 A x 1.0 V power rail

  • 1.0 A x 1.8 V power rail

  • 1.0 A x 1.5 V power rail

• System management and power sequencing

• eFUSE bit-stream encryption

• AES bit-stream encryption

• 3 user LEDs
• FTDI FT2232H USB2 High Speed IC Chip

  User LED

• Evenly-spread supply pins for good signal integrity

Assembly options for cost or performance optimization available upon request.

Block Diagram

Image Added

Figure 1: TE0711-01 block diagram.

Main Components

Image Removed	Image Removed
Top View	Bottom View

 Image Added  Image Added

Figure 2: TE0711-01 PCB.

1. Xilinx Artix-7 FPGA (Artix-7), U5
2. 4A PowerSoC DC-DC converter for 1.0V (Altera EN6347QI), U1
3. 1A PowerSoC DC-DC converter for 1.8V (Altera EN5311QI), U11
4. 32 MByte Quad SPI Flash memory 32 MByte 32 Mbyte Quad SPI Flash memory (Cypress S25FL256S), U7
5. Dual USB to UART/FIFO Bridge bridge (FTDI FT2232H)

6. System Controller CPLD

7. Oscillator 100MHz (SiT8008) - System clock for FPGA

8. EEPROM (93AA56B) - for FT2232H

9. Oscillator 12MHz (SiT8008) - for FT2232H

Detailed Description

PL Programmable Logic

TE0711 SoM is based on the Artix-7 Series Families FPGA and is available in five different logic densities (A15T,A35T,A50T,A75T,A100T).

The devices can be programmed with the free Xilinx Vivado WebPACK software. Further information on the Artix-7 FPGA can be found in the Xilinx  document 7 Series FPGAs Overview (DS180).

Configuration Modes

TE0711 Configuration Modes

TE0711 Configuration pin settings

Configuration Memory

TE0711 standard assembly option includes 32MByte SPI Flash for configuration and data storage. This memory is large enough to hold at least 4 uncompressed FPGA Bitstreams.

Parameter values for the SPI Flash memory included in the standard assembly option.

XADC

XADC is configured with internal reference voltage option. All XADC inputs that are shared with FPGA I/O are available in the B2B Connector. There is no access to the dedicated XADC input pins.

PS Processing System

TE0711 has no hard PS subsystem. Microblaze Soft Processor or Microblaze MCS can be used, they are both free of charge and included with Xilinx free Vivado Webpack version.

Processing System Program Memory content can be embedded in the bitstream or loaded from SPI Flash by a bootloader.

Microblaze™

Microblaze MCS

Image Removed

Example Microblaze MCS system, reset, clock, UART and LEDS to GPIO are connected by Vivado Board Part Interface wizard, no constraint files used or needed. This example Processing System uses less than 5% of A35T logic resources.

Clock Sources

In standard assembly option MEMS oscillator with 100MHz Frequency and 50 ppm stability is used. Other frequencies possible for custom order.

Reset Sources

LEDS

There are 3 LED's directly connected to FPGA I/O Pins. Vivado Board Part Interface (GPIO) name: "LEDS".

Dual channel USB UART/FIFO

...

1. , U6
2. Load switch for 3.3V voltage level (Texas Instruments TPS27082L), Q1
3. B2B connector Samtec Razor Beam™ LSHM-150, JM1
4. B2B connector Samtec Razor Beam™ LSHM-150, JM2
5. B2B connector Samtec Razor Beam™ LSHM-130, JM3
6. System Controller CPLD (Lattice Semiconductor LCMXO2-256HC), U4
7. 100.000000 MHz reference clock connected to the FPGA bank 14 (SiTime SiT8008), U8
8. 12.000000 MHz reference clock connected to the USB to UART/FIFO bridge (SiTime SiT8008), U3
   
9. Configuration data serial EEPROM for USB to UART/FIFO bridge (Microchip 93AA56), U2
   
10. Voltage detector for "Power OK" signalling (Texas Instruments TPS3805H3), U23

Initial Delivery State

Table 1: TE0711-01 initial delivery state.

Signals, Interfaces and Pins

Board to Board (B2B) I/Os

I/O signals connected to the FPGA's I/O banks and B2B connector:

Table 2: Voltage ranges and pin-outs of available logic banks of the FPGA.

Refer to Master Pin-out Table as primary reference for the pin mapping information.

JTAG Interface

JTAG access to the Xilinx Artix-7 and to the System Controller CPLD is provided through B2B connector JM2.

Table 3: Pin mapping of JTAG Interface on B2B connector

System Controller I/O Pins

Special purpose pins are connected to smaller System Controller CPLD and have following default configuration:

Table 4: Pin description of System Controller CPLD.

On-board LEDs

The TE0711 SoM has total of 4 on-board LED's. LED's D1, D2 and D3 are connected to the Xilinx Artix-7 FPGA and can be freely used by user design. LED D4 is the System Controller CPLD status LED.

Table 5: Description of on-board LED's.

Clocking

The TE0711-01 is equipped with MEMS oscillator (SiT8008AI-73-XXS-100.000000E, U8) to provide 100 MHz clock signal for Xilinx Artix-7 FPGA pin P17.

On-board Peripherals

32 MByte Quad SPI Flash Memory

On-board SPI flash memory S25FL256S (U7) is used to store initial FPGA configuration. Besides FPGA configuration, remaining free flash memory can be used for user application storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the bus width and clock frequency used.

System Controller CPLD

The system controller is used to coordinate the configuration of the FPGA. The FPGA is held in reset (by driving the PROG_B signal) until the power supplies have sequenced. Low level at NRST_SC0 pin also resets the FPGA. This signal can be driven from the user’s PCB via the B2B connector pin JM2-18. Input EN_SC3 is also gated to FPGA Reset and should be open or pulled up for normal operation. EN_SC3 low turns off on board DC-DC converters and stops power-on sequencing.

It is possible for the user to create their own system controller design using the Lattice Diamond software. Once created the design can be programmed into the device using the JTAG pins. The signal JTAGSEL should be set to 3.3V to enable programming mode. For normal operation it should be set to 0V.

There are one status LED connected to the system controller CPLD. When the FPGA is not configured the LED will flash continuously. Finally once FPGA configuration has completed the LEDs can be used in the user's FPGA design.

Dual channel USB to UART/FIFO

...

...

...

...

...

Channel A (Vivado Board Part Interface name: "FTDI Channel A")

...

...

Power and Power-On Sequence

Power Supply

Power supply with minimum current capability of 2A for system startup is recommended.

Table 6: Typical power consumption.

Lowest power consumption is achieved when powering the module from single 3.3V supply. When using split 3.3V/5V supplies the power consumption (and heat dissipation) will rise, this is due to the DC/DC converter efficiency (it decreases when VIN/VOUT ratio rises).

Power-On Sequence

For highest efficiency of on board DC-DC regulators, it is recommended to use same 3.3V power source for both VIN and 3.3VIN power rails. Although VIN and 3.3VIN can be powered up in any order, it is recommended to power them up simultaneously.

It is important that all baseboard I/O's are 3-stated at power-on until System Controller sets STAT_SC2 signal high (B2B connector JM1, pin 30), or 3.3V is present on B2B connector JM2 pins 10,12 or 91, meaning that all on-module voltages have become stable and module is properly powered up.

See Xilinx Artix-7 datasheet DS181 for additional information. Also check related baseboard documentation when choosing baseboard design for TE0711-01 module.

A 3.3V supply is also needed and must be supplied from the user's PCB. An output 3.3V supply is available on some of the board connector pins (see section 'Power Rails'). The input 3.3VIN will be switched to the internal 3.3V voltage level after the FPGA 1.0V supply has stabilized. Than 3.3V supply will be available on the B2B connector pins.

The regulators can be powered from the 3.3V supply or a 5V supply if preferred. The options for powering the board are as follows:

• Apply 5V to pins VIN and 3.3V to pins 3.3VIN on the board connector
• Apply 3.3V to pins VIN and 3.3VIN on the board connectors.

Power Rails

Table 7: Power rails of SoM on B2B connectors.

Bank Voltages

Table 8: Range of FPGA's bank voltages.

See the Artix7 datasheet DS181 for the allowable voltage range.

Board to Board Connectors

Variants Currently In Production

Table 9: Differences between TE0711-01 module variants.

Technical Specifications

Absolute Maximum Ratings

Table 10: Absolute maximum ratings.

Recommended Operating Conditions

Table 11: Recommended operating conditions.

Operating Temperature Ranges

Commercial grade: 0°C to +70°C.

Industrial grade: -40°C to +85°C.

Module operating temperature range depends also on customer design and cooling solution. Please contact us for options.

...

FT2232H pin connection to FPGA I/O, all pins are connected to bank B14 with fixed 3.3V VCCIO and should be used with LVCMOS33 I/O Standard.

More information is available from FTDI website:

• Free drivers for operating systems
• FT2232H Datasheet and other information
• FTDI Software utilities

Board-to-Board Connectors

View and download specifications of connectors used on this module here:  Samtec LSHM

View and download the connector pinout for this module in the master pinout table here: Master Pinout Table

Initial Delivery state

Technical Specification

Absolute Maximum Ratings

...

Physical Dimensions

• Module size: 50 mm × 40 mm.  Please download the assembly diagram for exact numbers.
• Mating height with standard connectors: 8mm
• PCB thickness: 1.6mm
• Highest part on PCB: approx. 2.5mm. Please download the step model for exact numbers.

Download physical dimensions diagrams here: TE0711 Physical Dimensions

Power Supplies

For startup, a power supply with minimum current capability of 2A is recommended.

Weight

Downloads For This Product

Recommended Software: Xilinx Vivado WebPACK (free license)

The schematic is available for download here: TE0711 Schematic

Resources

All dimensions are shown in millimeters.

   Image AddedImage Added

Figure 3: Physical dimensions of the TE0711-01 board.

Weight

20.6 g Plain module.

8.8 g Set of nuts and bolts.

Revision History

Hardware Revision History

Table 12: Hardware revisions.

Hardware revision number is printed on the PCB board together with the module model number separated by the dash.

Image Added

Document Change History

...

Disclaimer