<!--
Link to the base folder of the module (remove de/ or en/ from the URL): for example:
https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/4x5/4x5_Carriers/TE0703/
-->
TPS51206 DDR reference voltage and termination regulator, U6
TPS799 LDO @1.8V_MGT, U5
SiTime SiT8008 25.000000 MHz oscillator, U11
...
4 of the 7 boot mode strapping pins (MIO2 ... MIO8) of the Xilinx Zynq-7000 SoC device are hardware programmed on the board, 3 of them are set be by the SC CPLD firmware. They The boot strapping pins are evaluated by the Zynq device soon after the 'PS_POR' signal is deasserted to begin the boot process (see section "Boot Mode Pin Settings" of Xilinx manual UG585).
...
The Xilinx Zynq-7000 SoC used on the TE0782 module has 16 MGT transceiver lanes. All of them are wired directly to B2B connectors J1 and J3. MGT (Multi Gigabit Transceiver) lane consists of one transmit and one receive (TX/RX) differential pairs, four signals total per one MGT lane with data transmission rates up to 12.5Gb/s per lane (Xilinx GTX transceiver). Following table lists lane number, FPGA bank number, transceiver type, signal schematic name, board-to-board pin connection and FPGA pins connection:
Board to
Bank
Type
Lane
Signal Name
B2B Pin
FPGA Pin
109
GTX
0
MGT_RX0_P
MGT_RX0_N
MGT_TX0_P
MGT_TX0_N
J3-32
J3-30
J3-31
J3-29
MGTXRXP0_109
MGTXRXN0_109
MGTXTXP0_109
MGTXTXN0_109
1
MGT_RX1_P
MGT_RX1_N
MGT_TX1_P
MGT_TX1_N
J3-28
J3-26
J3-27
J3-25
MGTXRXP1_109
MGTXRXN1_109
MGTXTXP1_109
MGTXTXN1_109
2
MGT_RX2_P
MGT_RX2_N
MGT_TX2_P
MGT_TX2_N
J3-24
J3-22
J3-23
J3-21
MGTXRXP2_109
MGTXRXN2_109
MGTXTXP2_109
MGTXTXN2_109
3
MGT_RX3_P
MGT_RX3_N
MGT_TX3_P
MGT_TX3_N
J3-20
J3-18
J3-19
J3-17
MGTXRXP3_109
MGTXRXN3_109
MGTXTXP3_109
MGTXTXN3_109
110
GTX
0
MGT_RX4_P
MGT_RX4_N
MGT_TX4_P
MGT_TX4_N
J3-16
J3-14
J3-15
J3-13
MGTXRXP0_110
MGTXRXN0_110
MGTXTXP0_110
MGTXTXN0_110
1
MGT_RX5_P
MGT_RX5_N
MGT_TX5_P
MGT_TX5_N
J3-12
J3-10
J3-11
J3-9
MGTXRXP1_110
MGTXRXN1_110
MGTXTXP1_110
MGTXTXN1_110
2
MGT_RX6_P
MGT_RX6_N
MGT_TX6_P
MGT_TX6_N
J3-8
J3-6
J3-7
J3-5
MGTXRXP2_110
MGTXRXN2_110
MGTXTXP2_110
MGTXTXN2_110
3
MGT_RX7_P
MGT_RX7_N
MGT_TX7_P
MGT_TX7_N
J3-4
J3-2
J3-3
J3-1
MGTXRXP3_110
MGTXRXN3_110
MGTXTXP3_110
MGTXTXN3_110
111
GTX
0
MGT_RX8_P
MGT_RX8_N
MGT_TX8_P
MGT_TX8_N
J3J1-1
J3J1-3
J3J1-2
J3J1-4
MGTXRXP0_111
MGTXRXN0_111
MGTXTXP0_111
MGTXTXN0_111
1
MGT_RX9_P
MGT_RX9_N
MGT_TX9_P
MGT_TX9_N
J3J1-5
J3J1-7
J3J1-6
J3J1-8
MGTXRXP1_111
MGTXRXN1_111
MGTXTXP1_111
MGTXTXN1_111
2
MGT_RX10_P
MGT_RX10_N
MGT_TX10_P
MGT_TX10_N
J3J1-9
J3J1-11
J3J1-10
J3J1-12
MGTXRXP2_111
MGTXRXN2_111
MGTXTXP2_111
MGTXTXN2_111
3
MGT_RX11_P
MGT_RX11_N
MGT_TX11_P
MGT_TX11_N
J3J1-13
J3J1-15
J3J1-14
J3J1-16
MGTXRXP3_111
MGTXRXN3_111
MGTXTXP3_111
MGTXTXN3_111
112
GTX
0
MGT_RX12_P
MGT_RX12_N
MGT_TX12_P
MGT_TX12_N
J3J1-17
J3J1-19
J3J1-18
J3J1-20
MGTXRXP0_112
MGTXRXN0_112
MGTXTXP0_112
MGTXTXN0_112
1
MGT_RX13_P
MGT_RX13_N
MGT_TX13_P
MGT_TX13_N
J3J1-21
J3J1-23
J3J1-22
J3J1-24
MGTXRXP1_112
MGTXRXN1_112
MGTXTXP1_112
MGTXTXN1_112
2
MGT_RX14_P
MGT_RX14_N
MGT_TX14_P
MGT_TX14_N
J3J1-25
J3J1-27
J3J1-26
J3J1-28
MGTXRXP2_112
MGTXRXN2_112
MGTXTXP2_112
MGTXTXN2_112
3
MGT_RX15_P
MGT_RX15_N
MGT_TX15_P
MGT_TX15_N
J3J1-29
J3J1-31
J3J1-30
J3J1-32
MGTXRXP3_112
MGTXRXN3_112
MGTXTXP3_112
MGTXTXN3_112
...
eMMC Flash memory device (U15) is connected to the Zynq PS MIO bank 500 pins MIO10..MIO15. eMMC chips MTFC4GMVEA-4M IT (Flash NAND-IC 2x 16 Gbit) is used with 4 GByte of memory density.
...
DDR3L Memory
By default TE0782-02 module has two 16-bit wide IM (Intelligent Memory) IM4G16D3FABG-125I DDR3L SDRAM (DDR3-1600 Speedgrade) chips (U10, U19) arranged into 32-bit wide memory bus providing total of 1 GBytes of on-board RAM.
...
Two quad SPI compatible serial bus flash memory for FPGA configuration file storage is provided by Spansion S25FL256SAGBHI20 (U38) with 256 Mbit (32 MByte) memory density. After configuration completes the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths to be used. The maximum data transfer rate depends on the bus width and clock frequency.
...
Board to Board Connectors
Include Page
8.5 x 8.5 SoM QSH and QTH B2B Connectors
8.5 x 8.5 SoM QSH and QTH B2B Connectors
The TE0782 SoM has three 160-pin double-row ASP-122952-01 Samtec connectors on the bottom side which mate with ASP-122953-01 Samtec connectors on the baseboard. Mating height is 5 mm.
Variants Currently In Production
...
Parameter
Min
Max
Units
Notes
VIN supply voltage
11.4
1412.6
V
See LTM4644 datasheet, 12V nominal
C3.3V supply voltage
3.3
3.465
V
See LCMXO2-256HC, LTM4644 datasheet
VBAT supply voltage
2.2
5.5
V
TPS780180 datasheet
PS I/O supply voltage, VCCO_PSIO
1.710
3.465
V
Xilinx document DS191
PS I/O input voltage
–0.20
VCCO_PSIO + 0.20
V
Xilinx document DS191
HP I/O banks supply voltage, VCCO
1.14
1.89
V
Xilinx document DS191
HP I/O banks input voltage
-0.20
VCCO + 0.20
V
Xilinx document DS191
HR I/O banks supply voltage, VCCO
1.14
3.465
V
Xilinx document DS191
HR I/O banks input voltage
-0.20
VCCO + 0.20
V
Xilinx document DS191
Differential input voltage
-0.2
2.625
V
Xilinx document DS191
Voltage on SC CPLD pins
-0.3
3.6
V
Lattice Semiconductor MachXO2 datasheet
Operating Temperature Range
-40
85
°C
Xilinx document DS191, industrial grade Zynq temperarure range
...
HTML
<!--
Generate new entry:
1.add new row below first
2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number
3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description.
-->