Page History
| Scroll pdf ignore | ||||
|---|---|---|---|---|
Table of contents
|
...
Overview
...
Feature Summary
- JTAG Multiplexer
- Module Power sequencing
- FPGA Configuration sequencing
- LED Status and User access
- FPGA IO User access
...
Firmware Revision and supported PCB Revision
...
Product Specification
...
Port Description
| Name | Direction | Pin | Description |
|---|---|---|---|
| JTAGEN | in | 26 | Switch JTAG between CPLD and FPGA (logical one |
| for CPLD, logical zero |
| for FPGA) | |||
| M_TMS | IN | 29 | JTAG from B2B connector |
| M_TCK | IN | 30 | JTAG from B2B connector |
| M_TDI | IN | 32 | JTAG from B2B connector |
| M_TDO | OUT | 1 | JTAG from B2B connector |
| C_TMS | OUT | 21 | JTAG to FPGA |
| C_TCK | OUT | 17 | JTAG to FPGA |
| C_TDI | OUT | 23 | JTAG to FPGA |
| C_TDO | IN | 20 | JTAG to FPGA |
| XIO | IN | 4 | FPGA access W22 PIN |
| FPGA_IO | INOUT | 10 | FPGA access U22 PIN |
| RESIN | IN | 16 |
| RESETIN from B2B connector | |||
| DONE | IN | 28 | FPGA Configuration DONE_0 Pin |
| PROG_B | OUT | 27 | FPGA Configuration PROGRAM_B_0 Pin |
| PGOOD | OUT | 12 | PGOOD to B2B connector |
| PG_SENSE | IN | 25 | 3.3V |
| EN1 | IN | 11 | Power Enable from B2B Connector |
| LED1 | OUT | 8 | Module LED D1 (Green) |
| LED2 | OUT | 9 | Module LED D2 (Red) |
...
Functional Description
JTAG
JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via JTAGEN ( (ogical logical one :for CPLD, logical zero : for FPGA).
Power
PGOOD is zero, if EN1 or PG_SENSE is zero else high impedance state.
FPGA Configuration
FPGA configuration process will be stared, if RESIN, PG_SENSE and EN1 is ONE.
LED
| LED | STATUS | Condition | User defined |
|---|---|---|---|
| LED1 | ON | RSIN=0 | --- |
| LED1 | Blink | RSIN=1, DONE=0 | --- |
| LED1 | X | RSIN=1, DONE=1 | FPGA_IO Pin |
| LED2 | ON | RSIN=0 | --- |
| LED2 | Blink | RSIN=1, DONE=0 | --- |
| LED2 | X | RSIN=1, DONE=1 | XIO Pin |
...
Appx. A: Change History and Legal Notices
...
Overview
Content Tools